參數(shù)資料
型號(hào)： TSPC603RVGS12LC
英文描述： MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
中文描述： 微處理器| 32位|的CMOS | BGA封裝| 255PIN |陶瓷
文件頁(yè)數(shù)： 30/42頁(yè)
文件大小： 961K
代理商： TSPC603RVGS12LC
30
TSPC603R
2125A–12/01
Cache coherency is enforced by on-chip bus snooping logic. Since the 603r’s data cache tags
are single ported, a simultaneous load or store and snoop access represent a resource con-
tention. The snoop access is given first access to the tags. The load or store then occurs on
the clock following snoop.
Figure 14.
Data Cache Organization
Exception Model
The following subsections describe the PowerPC exception model and the 603r implementa-
tion, respectively.
PowerPC Exception Model
The PowerPC exception mechanism allows the processor to change to supervisor state as a
result of external singles, errors, or unusual conditions arising in the execution of instructions,
and differ from the arithmetic exceptions defined by the IEEE for floating-point operations.
When exceptions occur, information about the state of the processor is saved to certain regis-
ters and the processor begins execution at an address (exception vector) predetermined for
each exception. Processing of exceptions occurs in supervisor mode.
Although multiple exception conditions can map to a single exception vector, a more specific
condition may be determined by examining a register associated with the exception - for
example, the DSISR and the FPSCR. Additionally, some exception conditions can be explicitly
enable or disabled by software.
The PowerPC architecture requires that exceptions be handled in program order; therefore,
although a particular implementation may recognize exception conditions out of order, they
are presented strictly in order. When an instruction-caused exception is recognized, any unex-
ecuted instructions that appear earlier in the instruction stream, including any that have not yet
entered the execute state, are required to complete before the exception is taken. Any excep-
tions caused by those instructions are handled first. Likewise, exceptions that are
asynchronous and precise are recognized when they occur, but are not handled until the
instruction currently in the completion state successfully completes execution or generates an
exception, and the completed store queue is emptied.
相關(guān)PDF資料
PDF描述
TSPC603RVGS14LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSPC603RVGS6LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSPC603RVGS8LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSPC603RVGSU6LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSPC603RVGSU8LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSPC603RVGS14LC 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSPC603RVGS6LC 功能描述:IC MPU 32BIT 6MHZ 255CI-CGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類(lèi)型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類(lèi)型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤(pán)
TSPC603RVGS8LC 功能描述:IC MPU 32BIT 8MHZ 255CI-CGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類(lèi)型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類(lèi)型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤(pán)
TSPC603RVGSB/Q10L 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e
TSPC603RVGSB/Q10LC 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*