- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365988 > TSPC603RVGSU8LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC PDF資料下載
參數(shù)資料
| 型號： | TSPC603RVGSU8LC |
| 元件分類： | 微處理器 |
| 英文描述： | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| 中文描述： | 微處理器| 32位|的CMOS | BGA封裝| 255PIN |陶瓷 |
| 文件頁數(shù)： | 30/42頁 |
| 文件大?。?/td> | 961K |
| 代理商： | TSPC603RVGSU8LC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
30
TSPC603R
2125A–12/01
Cache coherency is enforced by on-chip bus snooping logic. Since the 603r’s data cache tags
are single ported, a simultaneous load or store and snoop access represent a resource con-
tention. The snoop access is given first access to the tags. The load or store then occurs on
the clock following snoop.
Figure 14.
Data Cache Organization
Exception Model
The following subsections describe the PowerPC exception model and the 603r implementa-
tion, respectively.
PowerPC Exception Model
The PowerPC exception mechanism allows the processor to change to supervisor state as a
result of external singles, errors, or unusual conditions arising in the execution of instructions,
and differ from the arithmetic exceptions defined by the IEEE for floating-point operations.
When exceptions occur, information about the state of the processor is saved to certain regis-
ters and the processor begins execution at an address (exception vector) predetermined for
each exception. Processing of exceptions occurs in supervisor mode.
Although multiple exception conditions can map to a single exception vector, a more specific
condition may be determined by examining a register associated with the exception - for
example, the DSISR and the FPSCR. Additionally, some exception conditions can be explicitly
enable or disabled by software.
The PowerPC architecture requires that exceptions be handled in program order; therefore,
although a particular implementation may recognize exception conditions out of order, they
are presented strictly in order. When an instruction-caused exception is recognized, any unex-
ecuted instructions that appear earlier in the instruction stream, including any that have not yet
entered the execute state, are required to complete before the exception is taken. Any excep-
tions caused by those instructions are handled first. Likewise, exceptions that are
asynchronous and precise are recognized when they occur, but are not handled until the
instruction currently in the completion state successfully completes execution or generates an
exception, and the completed store queue is emptied.
相關PDF資料 |
PDF描述 |
|---|---|
| TSPC603RVGU10LC | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RVGU12LC | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RVGU14LC | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RVGU6LC | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RVGU8LC | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TSPC603RVGU/T10LC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RVGU/T12LC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RVGU/T14LC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RVGU/T6LC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RVGU/T8LC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。