參數(shù)資料
型號： TSPC603RVGU6LC
元件分類： 微處理器
英文描述： MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
中文描述： 微處理器| 32位|的CMOS | BGA封裝| 255PIN |陶瓷
文件頁數(shù)： 32/42頁
文件大小： 961K
代理商： TSPC603RVGU6LC
32
TSPC603R
2125A–12/01
Although exceptions have other characteristics as well, such as whether they are maskable or
non maskable, the distinctions shown in Table 14 define categories of exceptions that the 603r
handles uniquely. Note that Table 14 includes no synchronous imprecise instructions. While
the PowerPC architecture supports imprecise handling of floating-point exceptions, the 603r
implements these exception modes as precise exceptions.
The 603r’s exceptions, and conditions that cause them, are listed in Table 15. Exceptions that
are specific to the 603r are indicated.
Table 14.
PowerPC 603r Microprocessor Exception Classifications
Synchronous/Asynchronous
Precise/Imprecise
Exception Type
Asynchronous, Non Maskable
Imprecise
Machine check
System reset
Asynchronous, Maskable
Precise
External interrupt
Decrementer
System management interrupt
Synchronous
Precise
Instruction-caused exceptions
Table 15.
Exceptions and Conditions
Exception Type
Vector Offset
(hex)
Causing Conditions
Reserved
00000
—
System Reset
00100
A system reset is caused by the assertion of either SRESET or HRESET.
Machine Check
00200
A machine check is caused by the assertion of the TEA signal during a data bus
transaction, assertion of MCP, or an address or data parity error.
DSI
00300
The cause of a DSI exception can be determined by the bit settings in the DSISR, listed as
follows:
1 Set if the translation of an attempted access is not found in the primary hash table entry
group (HTEG), or in the rehashed secondary HTEG, or in the range of the DBAT register;
otherwise cleared.
4 Set if a memory access is not permitted by the page or DBAT protection mechanism;
otherwise cleared.
5 Set by an eciwx or ecowx instruction if the access is to an address that is marked as
write-through, or execution of a load/store instruction that accesses a direct-store segment.
6 Set for a store operation and cleared for a load operation.
11 Set if eciwx or ecowx is used and EAR[E] is cleared.
ISI
00400
An ISI exception is caused when an instruction fetch cannot be performed for any of the
following reasons:
The effective (logical) address cannot be translated. That is, there is a page fault for this
portion of the translation, so an ISI exception must be taken to load the PTE (and possibly
the page) into memory.
The fetch access violates memory protection. If the key bits (Ks and Kp) in the segment
register and the PP bits in the PTE are set to prohibit read access, instructions cannot be
fetched from this location.
External interrupt
00500
An external interrupt is caused when MSR[EE] = 1 and the INT signal is asserted.
相關(guān)PDF資料
PDF描述
TSPC603RVGU8LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSXPC603RMG10LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSXPC603RMG12LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSXPC603RMG14LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSXPC603RMG6LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSPC603RVGU8LC 功能描述:IC MPU 32BIT 8MHZ 255CBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
TSPC740A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TSPC750A/740A [Updated 3/02. 44 Pages] 32-bit RISC Microprocessor. 200-266 MHz
TSPC750A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TSPC750A/740A [Updated 3/02. 44 Pages] 32-bit RISC Microprocessor. 200-266 MHz
TSPC750AMG10LE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
TSPC750AMG10LH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*