參數(shù)資料
型號(hào): TSXPC603RVGSU6LC
英文描述: MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
中文描述: 微處理器| 32位|的CMOS | BGA封裝| 255PIN |陶瓷
文件頁數(shù): 8/42頁
文件大小: 961K
代理商: TSXPC603RVGSU6LC
8
TSPC603R
2125A–12/01
Table 4.
Signal index
Signal Name
Mnemonic
Signal function
Signal
type
Address Acknowledge
AACK
The address phase of a transaction is complete
Input
Address Bus Busy
ABB
If output, the 603r is the address bus master
If input, the address bus is in use
I/O
Address Bus Parity
AP[0-3]
If output, represents odd parity for each of 4 bytes of the physical address for a
transaction
If input, represents odd parity for each of 4 bytes of the physical address for
snooping operations
I/O
Address Parity Error
APE
Incorrect address bus parity detected on a snoop
Output
Address Retry
ARTRY
If output, detects a condition in which a snooped address tenure must be
retried
If input, must retry the preceding address tenure
I/O
Bus Grant
BG
May, with the proper qualification, assume mastership of the address bus
Input
Bus Request
BR
Request mastership of the address bus
Output
Cache Inhibit
Cl
A single-beat transfer will not be cached
Output
Test Clock
CLK_OUT
Provides PLL clock output for PLL testing and monitoring
Output
Checkstop Input
CKSTP_IN
Must terminate operation by internally gating off all clocks, and release all
outputs
Input
Checkstop Output
CKSTP_OUT
Has detected a checkstop condition and has ceased operation
Output
Cache Set Entry
CSE[0-1]
Cache replacement set element for the current transaction reloading into or
writing out of the cache
Output
Data Bus Busy
DBB
If output, the 603r is the data bus master
If input, another device is bus master
I/O
Data Bus Disable
DBDIS
(For a write transaction) must release data bus and the data bus parity to high
impedance during the following cycle
Input
Data Bus Grant
DBG
May, with the proper qualification, assume mastership of the data bus
Input
Data Bus Write Only
DBW0
May run the data bus tenure
Input
Data Bus Parity
DP[0-7]
If output, odd parity for each of 8 bytes of data write transactions
If input, odd parity for each byte of read data
I/O
Data Parity Error
DPE
Incorrect data bus parity
Output
Data Retry
DRTRY
Must invalidate the data from the previous read operation
Input
Global
GBL
If output, a transaction is global
If input, a transaction must be snooped by the 603r
I/O
Hard Reset
HRESET
Initiates a complete hard reset operation
Input
Interrupt
INT
Initiates an interrupt if bit EE of MSR register is set
Input
LSSD_MODE
LSSD test control signal for factory use only
Input
L1_TSTCLK
LSSD test control signal for factory use only
Input
L2_TSTCLK
LSSD test control signal for factory use only
Input
相關(guān)PDF資料
PDF描述
TSXPC603RVGSU8LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSXPC603RVGU10LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSXPC603RVGU12LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSXPC603RVGU14LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
TSXPC603RVGU6LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSXPC860SRVZQU66D 功能描述:IC MPU POWERQUICC 66MHZ 357PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
TSXPCX1031 制造商:Schneider Electric 功能描述:CABLE TO PC SERIAL PORT (SUB-D9) 制造商:Schneider Electric 功能描述:PROGRAMMABLE CABLE 制造商:Schneider Electric 功能描述:MULTI-FUNCTION COMMUNICATION CABLE 制造商:Schneider Electric 功能描述:PROGRAMMABLE CABLE; Accessory Type:Programmable Cable; For Use With:Schneider Non-Ethernet Based Twido PLCs ;RoHS Compliant: Yes 制造商:Schneider Electric 功能描述:Programme cable for twido-nano-micro PLC
TSXPLP01 制造商:Schneider Electric 功能描述:BATTERY FOR TSX 37 制造商:Schneider Electric 功能描述:BATTERY FOR TSX 37 ;ROHS COMPLIANT: YES 制造商:Schneider Electric 功能描述:TSXPLP01 PLC replacement battery
TSXPLP101 制造商:Schneider Electric 功能描述:BATTERY TSX 37 QTY.10, TSXPLP101
TSXPRGLDR 制造商:Schneider Electric 功能描述:PROGRAM LOADER FOR 07/37