- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379474 > UC3853D Quad exclusive OR gate PDF資料下載
參數(shù)資料
| 型號(hào)： | UC3853D |
| 英文描述： | Quad exclusive OR gate |
| 中文描述： | 功率因數(shù)控制器 |
| 文件頁數(shù)： | 5/13頁 |
| 文件大?。?/td> | 265K |
| 代理商： | UC3853D |
SLUS212E NOVEMBER 1999 REVISED FEBRUARY 2004
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
The UC385 is easy to use. The adjustable version requires two resistors to set the output voltage. The fixed
versions of the UC385 require no external resistors. All versions of the UC385 require decoupling capacitors
on the input and output. In a typical application, VB and VIN are driven from switching power supplies which
may have large filter capacitors at their outputs. If the UC385 is further than 12 inches from the power supply,
it is recommended to add local decoupling as close as possible to the linear regulator.
Decouple the output of the UC385 with at least 100
μ
F of high quality tantalum or Sanyo OSCON capacitors
close to the VOUT pin for maximum stability. Many applications involving ultrafast GTL or BTL applications
require additional capacitance close to the load. The exact amount will vary according to speed and magnitude
of the load transients and the tolerance allowed for transients on VOUT. When specifying the decoupling
capacitors, the series resistance of the capacitor bank is an important factor in its ability to filter load transients.
The UC385 allows for Kelvin sensing the voltage at the load. This improves regulation performance and
eliminates the voltage drops due to wire trace resistance. This voltage drop must be added to the headroom
(VIN to VOUT and VB to VOUT). The dropout of 350 mV is measured at the pins and does not include additional
drops due to trace resistance.
OPEN LOOP PHASE
vs.
FREQUENCY
f Frequency Hz
P
10 M
1 M
100 k
10 k
1 k
100
180
90
0
Figure 3
CO = 100
μ
F
IL = 1 A
Figure 4
OPEN LOOP GAIN
vs.
FREQUENCY
10 M
1 M
100 k
10 k
1 k
100
10
0
10
20
30
40
50
60
70
f Frequency Hz
G
CO = 100
μ
F
IL = 1 A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UC3853DTR | Low voltage CMOS quad 2-input NAND gate with 5V tolerant inputs |
| UC3853J | Low voltage CMOS quad 2-input NOR gate with 5V tolerant inputs |
| UC3853N | Low voltage CMOS hex inverter with 5V tolerant inputs |
| UC3854DWTR | Low voltage CMOS octal bus buffer with 3 state outputs (non inverted) |
| UC3854QTR | Low voltage CMOS octal D-type flip-flop with clear (5V tolerant inputs) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UC3853DG4 | 功能描述:功率因數(shù)校正 IC High Power-Factor Preregulator RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
| UC3853DTR | 功能描述:功率因數(shù)校正 IC High Power-Factor Preregulator RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
| UC3853DTRG4 | 功能描述:功率因數(shù)校正 IC High Power-Factor Preregulator RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
| UC3853N | 功能描述:功率因數(shù)校正 IC High Power-Factor Preregulator RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
| UC3853N | 制造商:Texas Instruments 功能描述:IC POWER FACTOR PREREG 3853 DIP8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。