參數(shù)資料
型號(hào): UPC1862GS
廠商: NEC Corp.
英文描述: BURST LOCK CLOCK GENERATOR
中文描述: 爆破鎖時(shí)鐘發(fā)生器
文件頁(yè)數(shù): 20/32頁(yè)
文件大?。?/td> 252K
代理商: UPC1862GS
20
μ
PC1862
Sync section
Parameter
Symbol
Condition
MIN.
TYP.
MAX.
Unit
Supply current
of Sync section
I
CC (1)
V
CC (1)
= 5 V
No current on pin 25
12
15
18
mA
DC level of H sync
separation input
V
SSI
Voltage of pin 36 when connected to GND via
10 k
resistor
1.9
2.2
2.5
V
DC level of V sync
separation input
V
VSSI
Voltage of pin 34 when connected to GND via
10 k
resistor
1.9
2.2
2.5
V
Sync separation output
High level (1)
E
CSOH1
High level of sync separation output when only
0.3 V
p-p
sync signal is input to pin 36
I
OH
= –400
μ
A
2.7
3.8
-
V
Sync separation output
High level (2)
E
CSOH2
High level of sync separation output when only
0.3 V
p-p
sync signal is input to pin 36
I
OH
= –20
μ
A
3.5
4.3
-
V
Sync separation output
Low level
E
CSOL
Low level of sync separation output when only
0.3 V
p-p
sync signal is input to pin 36
I
OL
= +2 mA
-
0.1
0.4
V
HD output
High level (1)
E
NHSOH1
High level of synchronized HD output when
only 0.3 V
p-p
sync signal is input to pin 36
I
OH
= –400
μ
A
2.7
3.8
-
V
HD output
High level (2)
E
NHSOH2
High level of synchronized HD output when
only 0.3 V
p-p
sync signal is input to pin 36
I
OH
= –20
μ
A
3.5
4.3
-
V
HD output
Low level
E
NHSOL
High level of synchronized HD output when
only 0.3 V
p-p
sync signal is input to pin 36
I
OL
= +2 mA
-
0.1
0.4
V
VD output
High level (1)
E
VSOH1
High level of synchronized VD output when
only 0.3 V
p-p
sync signal is input to pin 36
I
OH
= –400
μ
A
2.7
3.8
-
V
VD output
High level (2)
E
VSOH2
High level of synchronized VD output when
only 0.3 V
p-p
sync signal is input to pin 36
I
OH
= –20
μ
A
3.5
4.3
-
V
VD output
Low level
E
VSOL
High level of synchronized VD output when
only 0.3 V
p-p
sync signal is input to pin 36
I
OL
= +2 mA
-
0.1
0.4
V
Clamp output
High level (1)
E
CPOH1
High level of synchronized Clamp output when
only 0.3 V
p-p
sync signal is input to pin 36
I
OH
= –400
μ
A
2.7
3.8
-
V
Clamp output
High level (2)
E
CPOH2
High level of synchronized Clamp output when
only 0.3 V
p-p
sync signal is input to pin 36
I
OH
= –20
μ
A
3.5
4.3
-
V
Clamp output
Low level
E
CPOL
High level of synchronized Clamp output when
only 0.3 V
p-p
sync signal is input to pin 36
I
OL
= +2 mA
-
0.1
0.4
V
相關(guān)PDF資料
PDF描述
UPC1883 BIPOLAR ANALOG INTEGRATED CIRCUIT
UPC1909 Isolated Flyback Switching Regulator with 9V Output
UPC1909CX Isolated Flyback Switching Regulator with 9V Output
UPC1909GS Isolated Flyback Switching Regulator with 9V Output
UPC1933 DC-DC CONVERTER CONTROL IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPC1870CA001 制造商:Panasonic Industrial Company 功能描述:IC
UPC1872CU 制造商:NEC 制造商全稱:NEC 功能描述:US MTS DECODER
UPC1872GH 制造商:Panasonic Industrial Company 功能描述:IC
UPC1874CT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Sound Circuit
UPC1875CT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Sound Circuit