- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384045 > UPD16434G-001-12 (NEC Corp.) 1/8, 1/16 DUTY LCD CONTROLLER/DRIVER PDF資料下載
參數(shù)資料
| 型號： | UPD16434G-001-12 |
| 廠商： | NEC Corp. |
| 英文描述： | 1/8, 1/16 DUTY LCD CONTROLLER/DRIVER |
| 中文描述： | 1 / 8，1 / 16稅LCD控制器/驅(qū)動 |
| 文件頁數(shù)： | 19/64頁 |
| 文件大?。?/td> | 314K |
| 代理商： | UPD16434G-001-12 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Data Sheet S10299EJ4V0DS00
19
μ
PD16434
2.6 LCD Voltage Control Circuit
This circuit multiplexes the DC voltage supplied from the LCD drive reference voltage inputs (V
LC1
to V
LC5
) with
the AC signal synchronized with the CLOCK and SYNC signal, and supplies the signals to determine the select and
non-select level of the row and column signals and the phase for the row and column drivers.
Table 2–1 indicates these signal levels and the phase.
Table 2–1. LCD Driver Voltage Signal Levels and Phase
8-time-divisions
–
16-time-divisions
–
+
+
Row
Select
V
LC0
V
LC5
V
LC0
V
LC5
Non-select
V
LC4
V
LC1
V
LC4
V
LC1
Column
Select
V
LC5
V
LC0
V
LC5
V
LC0
Non-select
V
LC2
Note
V
LC2
V
LC3
V
LC2
Note
V
LC2
= V
LC3
2.7 LCD Timing Control Circuit
This circuit generates the timing signals from the clock signal, according to the frame frequency specified by the
SFF command, and the number of time divisions specified by the SMM command.
The timing signals are necessary for automatically reading the display data and driving the LCD, and are supplied
to the data memory row/column driver, and LCD voltage control circuit.
If the SYNC signal is set to the output mode by the SMM command, the SYNC signal is output for each frame. If
the SYNC mode is specified to the input mode, the SYNC signal supplied from some other chip is input to generate the
timing signals in synchronization with each frame interval.
The SYNC signal input/output function is used to synchronize the LCD drive timing between chips in multi-chip
configuration.
2.8 Row/Column Driver
The row/column driver consists of the column driver for C0 to C41 signals, row/column driver for R15 to R8 and
C42 to C49, and a dual mode row driver for R0 to R7 or R8 to R15.
The dual mode row driver function is determined by the SMM command.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD16434GF-001-3B9 | 1/8, 1/16 DUTY LCD CONTROLLER/DRIVER |
| UPD16434 | 1/8, 1/16 DUTY LCD CONTROLLER/DRIVER |
| UPD72852 | MOS INTEGRATED CIRCUIT |
| UPD72852GB-8EU | MOS INTEGRATED CIRCUIT |
| UPD72870F1 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD16434GF-001-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| UPD16434GF-001-3B9 | 制造商:NEC 制造商全稱:NEC 功能描述:1/8, 1/16 DUTY LCD CONTROLLER/DRIVER |
| UPD16435 | 制造商:NEC 制造商全稱:NEC 功能描述:DOT MATRIX LCD CONTROLLER/DRIVER |
| UPD16435A | 制造商:NEC 制造商全稱:NEC 功能描述:DOT MATRIX LCD CONTROLLER/DRIVER |
| UPD16435AN-001-001 | 制造商:NEC 制造商全稱:NEC 功能描述:DOT MATRIX LCD CONTROLLER/DRIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。