參數(shù)資料
型號(hào): UPD17709GC
廠商: NEC Corp.
英文描述: 4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM
中文描述: 4位的單芯片專用數(shù)字調(diào)諧系統(tǒng)硬件微控制器
文件頁數(shù): 230/356頁
文件大小: 1525K
代理商: UPD17709GC
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁當(dāng)前第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁第318頁第319頁第320頁第321頁第322頁第323頁第324頁第325頁第326頁第327頁第328頁第329頁第330頁第331頁第332頁第333頁第334頁第335頁第336頁第337頁第338頁第339頁第340頁第341頁第342頁第343頁第344頁第345頁第346頁第347頁第348頁第349頁第350頁第351頁第352頁第353頁第354頁第355頁第356頁
230
μ
PD17704, 17705, 17707, 17708, 17709
(3) Operation of clock counter
The value of the clock counter is incremented from the initial value “0” each time the rising of the clock pin
has been detected.
In the I
2
C bus mode, the value of the clock counter returns to “0” after it has reached “9”, and the clock counter
continues counting.
In the serial I/O mode, the value of the clock counter returns to “0” after it has reached “8”, and the clock counter
continues counting.
The clock counter is also reset in the following cases.
At reset (power-ON reset, WDT&SP reset, CE reset)
On execution of clock stop instruction
On detection of start condition
If communication mode is changed from I
2
C bus mode to 2-wire or 3-wire serial I/O mode
(4) Wait operation and cautions
When the wait status is released, serial data is output (during transmission operation), and the wait status is
kept released until a condition (wait condition) set by the SIO0WRQ0 and 1 flags is satisfied.
When the wait condition is satisfied, the shift clock pin is made low, and the operations of the clock counter
and presettable shift register 0 are stopped.
If the forced wait status is specified while the wait status is released, the forced wait status is set at the falling
of the clock next to the one at which “0” has been written to the SIO0NWT flag.
Nothing is changed even if the wait status is released again after the wait status has been released once.
If the forced wait status is set in the wait status, one pulse of the shift clock is output.
In the I
2
C bus mode, do not set data wait conditions (SIOWRQ0 = 1, WIO0WRQ1 = 0) successively. This is
because, if the data wait condition is set two times in succession and the wait status is released, the wait status
is set as soon as the wait status has been released the second time.
While the device is operating as the master and if the level of the shift clock output pin is forcibly made low
externally while the pin outputs a high level (this is called a wait request by slave), the master is placed in the
wait status.
If this happens, the master resumes its operation when the wait request by the slave has been cleared.
(5) Interrupt request issuance timing
Interrupt request issuance timing can be selected by the SIO0IMD0 and 1 flags.
(6) Acknowledge block and its operation
The acknowledge block operates only in the I
2
C bus mode.
This block is used to output an acknowledge signal during a reception operation, or to detect an acknowledge
signal during a transmission operation.
During reception, the content of the SBACK flag is output to the serial data pin at the falling edge of the shift
clock when the value of the clock counter is “8”.
Once data has been set to the SBACK flag during reception, the value of the data is retained.
During transmission, the status of the serial data pin is read to the SBACK flag at the rising edge of the shift
clock when the value of the clock counter reaches “9”
Figure 16-11 shows the acknowledge signal output and input operations.
During reception, set the acknowledge signal (setting of the SBACK flag) as soon as the wait status has been
released (by setting the SIO0NWT flag).
相關(guān)PDF資料
PDF描述
UPD17707GC 4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM
UPD17704 4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM
UPD17704GC 4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM
UPD17705 4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM
UPD17705GC 4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD17709GC-XXX-3B9 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit Microcontroller
UPD17717 制造商:NEC 制造商全稱:NEC 功能描述:4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM
UPD17717GC 制造商:NEC 制造商全稱:NEC 功能描述:4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM
UPD17717GC-XXX-3B9 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|4-BIT|UPD17K CPU|CMOS|QFP|80PIN|PLASTIC
UPD17718 制造商:NEC 制造商全稱:NEC 功能描述:4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM