
121
μ
PD17717, 17718, 17719
Figure 12-8. Configuration of INT4 Pin Interrupt Request Register
Name
Flag symbol
b
3
I
N
T
4
b
2
0
b
1
0
b
0
I
R
Q
4
Address
3AH
Read/Write
R/W
INT4 pin
interrupt request
Power-ON reset
WDT&SP reset
CE reset
Clock stop
0
1
Interrupt request not issued
Interrupt request issued
Indicates interrupt request issuance status of INT4 pin
Fixed to “0”
Low level is input
High level is input
Detects status of INT4 pin
0
1
0
0
R
R
0
0
U
U
U
U
U: Undefined, R : Retained
A