參數(shù)資料
型號(hào): UPD44164184F5-E40-EQ1
廠商: NEC Corp.
英文描述: 18M-BIT DDRII SRAM 4-WORD BURST OPERATION
中文描述: 1800萬位的SRAM 4條DDRII字爆發(fā)運(yùn)作
文件頁數(shù): 9/32頁
文件大?。?/td> 394K
代理商: UPD44164184F5-E40-EQ1
9
Data Sheet M15822EJ7V
1
DS
μ
PD44164084, 44164184, 44164364
Byte Write Operation
[
μ
PD44164084]
Operation
K
/K
/NW0
/NW1
Write DQ0 to DQ7
L
H
0
0
L
H
0
0
Write DQ0 to DQ3
L
H
0
1
L
H
0
1
Write DQ4 to DQ7
L
H
1
0
L
H
1
0
Write nothing
L
H
1
1
L
H
1
1
Remark
H : High level, L : Low level,
: rising edge.
[
μ
PD44164184]
Operation
K
/K
/BW0
/BW1
Write DQ0 to DQ17
L
H
0
0
L
H
0
0
Write DQ0 to DQ8
L
H
0
1
L
H
0
1
Write DQ9 to DQ17
L
H
1
0
L
H
1
0
Write nothing
L
H
1
1
L
H
1
1
Remark
H : High level, L : Low level,
: rising edge.
[
μ
PD44164364]
Operation
K
/K
/BW0
/BW1
/BW2
/BW3
Write DQ0 to DQ35
L
H
0
0
0
0
L
H
0
0
0
0
Write DQ0 to DQ8
L
H
0
1
1
1
L
H
0
1
1
1
Write DQ9 to DQ17
L
H
1
0
1
1
L
H
1
0
1
1
Write DQ18 to DQ26
L
H
1
1
0
1
L
H
1
1
0
1
Write DQ27 to DQ35
L
H
1
1
1
0
L
H
1
1
1
0
Write nothing
L
H
1
1
1
1
L
H
1
1
1
1
Remark
H : High level, L : Low level,
: rising edge.
相關(guān)PDF資料
PDF描述
UPD44164185F5-E50-EQ1 18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44164185F5-E40-EQ1 18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44164365F5-E50-EQ1 18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44165082F5-E60-EQ1 18M-BIT QDRII SRAM 2-WORD BURST OPERATION
UPD44165082F5-E50-EQ1 18M-BIT QDRII SRAM 2-WORD BURST OPERATION
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD44164362F5-E60-EQ1ES 制造商:NEC Electronics Corporation 功能描述:
UPD44165092BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:2MX9, 2BURST, 250 MHZ QDRII SRAM - Trays
UPD44165094BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 2M x 9-Bit 0.45ns 165-Pin BGA
UPD44165362BF5-E40-EQ3 制造商:Renesas Electronics Corporation 功能描述:UPD44165362BF5-E40-EQ3 - Trays
UPD44165362BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 512K x 36 0.45ns 165-Pin BGA