參數(shù)資料
型號(hào): UPD44164184F5-E60-EQ1
廠商: NEC Corp.
英文描述: 18M-BIT DDRII SRAM 4-WORD BURST OPERATION
中文描述: 1800萬位的SRAM 4條DDRII字爆發(fā)運(yùn)作
文件頁(yè)數(shù): 16/32頁(yè)
文件大?。?/td> 394K
代理商: UPD44164184F5-E60-EQ1
16
Data Sheet M15822EJ7V
1
DS
μ
PD44164084, 44164184, 44164364
Read and Write Timing
TKHKH
TKHAX
Q01
Q03
K
/LD
Address
DQ
Q02
/K
2
4
6
8
10
12
13
1
3
5
7
9
11
R, /W
Qx2
Q04
Q12
Q11
Q14
Q13
D21
D23
D22
D24
D32
D31
D34
D33
Q41
TKH/KH
T/KHKH
CQ
/CQ
C
/C
TKHCH
TCHQX1
TCHQV
TCHQV
TCHQX
TCHQX
TCQHQX
TCQHQV
TCHQZ
TKHKL TKLKH TKHKH TKH/KH
TDVKH
TKHDX
TDVKH
TKHDX
NOP
READ
(burst of 4)
READ
(burst of 4)
NOP
NOP
WRITE
(burst of 4)
WRITE
(burst of 4)
READ
(burst of 4)
TKHKL
TKLKH
TKHIX
TCHCQV
TCHCQV
TCHCQX
TCHCQX
A0
A1
A2
A4
A3
T/KHKH
TIVKH
TAVKH
TKHCH
Remarks 1.
Q01 refers to output from address A0.
Q02 refers to output from the next internal burst address following A0, etc.
2.
Outputs are disable (high impedance) one clock cycle after a NOP.
3.
The second NOP cycle is not necessary for correct device operation;
however, at high clock frequencies it may be required to prevent bus contention.
相關(guān)PDF資料
PDF描述
UPD44164084 18M-BIT DDRII SRAM 4-WORD BURST OPERATION
UPD44164364F5-E50-EQ1 18M-BIT DDRII SRAM 4-WORD BURST OPERATION
UPD44164184F5-E40-EQ1 18M-BIT DDRII SRAM 4-WORD BURST OPERATION
UPD44164185F5-E50-EQ1 18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44164185F5-E40-EQ1 18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD44164362F5-E60-EQ1ES 制造商:NEC Electronics Corporation 功能描述:
UPD44165092BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:2MX9, 2BURST, 250 MHZ QDRII SRAM - Trays
UPD44165094BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 2M x 9-Bit 0.45ns 165-Pin BGA
UPD44165362BF5-E40-EQ3 制造商:Renesas Electronics Corporation 功能描述:UPD44165362BF5-E40-EQ3 - Trays
UPD44165362BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 512K x 36 0.45ns 165-Pin BGA