- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376427 > UPD44325084F5-E50-EQ2 (NEC Corp.) 36M-BIT QDRII SRAM 4-WORD BURST OPERATION PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD44325084F5-E50-EQ2 |
| 廠商： | NEC Corp. |
| 英文描述： | 36M-BIT QDRII SRAM 4-WORD BURST OPERATION |
| 中文描述： | 36M條位推出QDRII SRAM的4個(gè)字爆發(fā)運(yùn)作 |
| 文件頁(yè)數(shù)： | 15/36頁(yè) |
| 文件大?。?/td> | 377K |
| 代理商： | UPD44325084F5-E50-EQ2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
15
Preliminary Data Sheet
M16784EJ1V0DS
μ
PD44325084, 44325094, 44325184, 44325364
DC Characteristics (T
A
= 0 to 70°C, V
DD
= 1.8 ± 0.1 V)
Parameter
Symbol
Test condition
MIN.
TYP.
MAX.
Unit
Note
x8, x9 x18
x36
Input leakage current
I
LI
–2
–
+2
μ
A
I/O leakage current
I
LO
–2
–
+2
μ
A
Operating supply current
I
DD
V
IN
≤
V
IL
or V
IN
≥
V
IH
, –E33
800 1,100 1,250
mA
(Read Write cycle)
I
I/O
= 0 mA
–E40
700
950 1,050
Cycle = MAX.
–E50
600
800
900
Standby supply current
I
SB1
V
IN
≤
V
IL
or V
IN
≥
V
IH
, –E33
450
mA
(NOP)
I
I/O
= 0 mA
–E40
400
Cycle = MAX.
–E50
350
High level output voltage
V
OH(Low)
|I
OH
|
≤
0.1 mA
V
DD
Q
– 0.2
–
V
DD
Q
V
3,4
V
OH
Note1
V
DD
Q/2–0.12
–
V
DD
Q/2+0.12
3,4
Low level output voltage
V
OL(Low)
I
OL
≤
0.1 mA
V
SS
–
0.2
V
3,4
V
OL
Note2
V
DD
Q/2–0.12
–
V
DD
Q/2+0.12
3,4
Notes 1.
Outputs are impedance-controlled. | I
OH
| = (V
DD
Q/2)/(RQ/5) for values of 175
≤
RQ
≤
350
.
2.
Outputs are impedance-controlled. I
OL
= (V
DD
Q/2)/(RQ/5) for values of 175
≤
RQ
≤
350
.
3.
AC load current is higher than the shown DC values.
4.
HSTL outputs meet JEDEC HSTL Class I and Class II standards.
Capacitance (T
A =
25
°
C, f = 1MHz)
Parameter
Symbol
Test conditions
MIN.
TYP.
MAX.
Unit
Input capacitance(Address, Control)
C
IN
V
IN
= 0 V
4
5
pF
Input / Output capacitance(D, Q)
C
I/O
V
I/O
= 0 V
6
7
pF
Clock Input capacitance
C
clk
V
clk
= 0 V
5
6
pF
Remark
These parameters are periodically sampled and not 100% tested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD44325184F5-E50-EQ2 | 36M-BIT QDRII SRAM 4-WORD BURST OPERATION |
| UPD44325094F5-E40-EQ2 | 36M-BIT QDRII SRAM 4-WORD BURST OPERATION |
| UPD44325094F5-E50-EQ2 | 36M-BIT QDRII SRAM 4-WORD BURST OPERATION |
| UPD44325084 | 36M-BIT QDRII SRAM 4-WORD BURST OPERATION |
| UPD44325364F5-E50-EQ2 | 36M-BIT QDRII SRAM 4-WORD BURST OPERATION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD44325092BF5-E40-FQ1-A | 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 4M x 9-Bit 0.45ns 165-Pin BGA |
| UPD44325094BF5-E40-FQ1 | 制造商:Renesas Electronics Corporation 功能描述:IC SRAM QDRII 36MBIT 165BGA |
| UPD44325094BF5-E40-FQ1-A | 制造商:Renesas Electronics Corporation 功能描述:IC SRAM QDRII 36MBIT 165BGA |
| UPD44325182BF5-E33-FQ1-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD44325182BF5-E40-FQ1 | 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 2M x 18 0.45ns 165-Pin BGA 制造商:Renesas Electronics Corporation 功能描述:36MB, B2 QDRII SRAM - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。