- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376427 > UPD44325184F5-E50-EQ2 (NEC Corp.) 36M-BIT QDRII SRAM 4-WORD BURST OPERATION PDF資料下載
參數(shù)資料
| 型號： | UPD44325184F5-E50-EQ2 |
| 廠商： | NEC Corp. |
| 英文描述： | 36M-BIT QDRII SRAM 4-WORD BURST OPERATION |
| 中文描述： | 36M條位推出QDRII SRAM的4個字爆發(fā)運作 |
| 文件頁數(shù)： | 13/36頁 |
| 文件大?。?/td> | 377K |
| 代理商： | UPD44325184F5-E50-EQ2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
13
Preliminary Data Sheet
M16784EJ1V0DS
μ
PD44325084, 44325094, 44325184, 44325364
Bus Cycle State Diagram
READ DOUBLE;
R_Count = R_Count+2
WRITE DOUBLE;
W_Count = W_Count+2
Power UP
Always
/R = H
Supply voltage
provided
LOAD NEW
READ ADDRESS;
R_Count = 0;
R_Init = 1
READ PORT NOP
R_Init = 0
/R = L & R_Count = 4
/W = H
WRITE PORT NOP
LOAD NEW
WRITE ADDRESS;
W_Count = 0
Always
/W = L & W_Count = 4
/W = L
R_Init = 0
/R = L
Supply voltage
provided
INCREMENT READ
ADDRESS BY TWO
R_Init = 0
INCREMENT WRITE
ADDRESS BY TWO
W_Count = 2
R_Count = 2
Always
Always
/W = H
& W_Count = 4
/R = H
& R_Count = 4
Remarks 1.
The address is concatenated with two additional internal LSBs to facilitate burst operation.
The address order is always fixed as: xxx...xxx+0, xxx...xxx+1, xxx...xxx+2, xxx...xxx+3.
Bus cycle is terminated at the end of this sequence (burst count = 4).
2.
Read and write state machines can be active simultaneously.
Read and write cannot be simultaneously initiated. Read takes precedence.
3.
State machine control timing is controlled by K.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD44325094F5-E40-EQ2 | 36M-BIT QDRII SRAM 4-WORD BURST OPERATION |
| UPD44325094F5-E50-EQ2 | 36M-BIT QDRII SRAM 4-WORD BURST OPERATION |
| UPD44325084 | 36M-BIT QDRII SRAM 4-WORD BURST OPERATION |
| UPD44325364F5-E50-EQ2 | 36M-BIT QDRII SRAM 4-WORD BURST OPERATION |
| UPD44325084F5-E33-EQ2 | 36M-BIT QDRII SRAM 4-WORD BURST OPERATION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD44325362BF5-E40-FQ1 | 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 1M x 36 0.45ns 165-Pin BGA 制造商:Renesas Electronics Corporation 功能描述:36MB, B2 QDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA |
| UPD44325362BF5-E40-FQ1-A | 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 1M x 36 0.45ns 165-Pin BGA 制造商:Renesas Electronics Corporation 功能描述:36MB, B2 QDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA |
| UPD44325362F5-E40-EQ2 | 制造商:NEC Electronics Corporation 功能描述: |
| UPD44325364BF5-E40-FQ1 | 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 1M x 36 0.45ns 165-Pin BGA 制造商:Renesas Electronics Corporation 功能描述:36MB, B2 QDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA |
| UPD44325364BF5-E40-FQ1-A | 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 1M x 36 0.45ns 165-Pin BGA 制造商:Renesas Electronics Corporation 功能描述:36MB, B2 QDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。