參數(shù)資料
型號(hào)： UPD4564441
廠商： Elpida Memory, Inc.
英文描述： 64M-bit Synchronous DRAM 4-bank, LVTTL
中文描述： 6400位同步DRAM 4銀行，LVTTL
文件頁(yè)數(shù)： 9/85頁(yè)
文件大?。?/td> 919K
代理商： UPD4564441
Data Sheet E0149N10
9
μ
PD4564441, 4564841, 4564163
13. Electrical Specifications ................................................................................................................ 34
13.1
AC Parameters for Read Timing ........................................................................................................ 39
13.2
AC Parameters for Write Timing ........................................................................................................ 41
13.3
Relationship between Frequency and Latency ................................................................................. 42
13.4
Mode Register Set ............................................................................................................................... 43
13.5
Power on Sequence and CBR (auto) Refresh ................................................................................... 44
13.6
/CS Function ........................................................................................................................................ 45
13.7
Clock Suspension during Burst Read (using CKE Function) ......................................................... 46
13.8
Clock Suspension during Burst Write (using CKE Function) ......................................................... 48
13.9
Power Down Mode and Clock Mask .................................................................................................. 50
13.10 CBR (auto) Refresh ............................................................................................................................. 51
13.11 Self Refresh (Entry and Exit) .............................................................................................................. 52
13.12 Random Column Read (Page with Same Bank) ............................................................................... 53
13.13 Random Column Write (Page with Same Bank) ............................................................................... 55
13.14 Random Row Read (Ping-Pong Banks) ............................................................................................ 57
13.15 Random Row Write (Ping-Pong Banks) ............................................................................................ 59
13.16 Read and Write .................................................................................................................................... 61
13.17 Interleaved Column Read Cycle ......................................................................................................... 63
13.18 Interleaved Column Write Cycle ......................................................................................................... 65
13.19 Auto Precharge after Read Burst ....................................................................................................... 67
13.20 Auto Precharge after Write Burst ....................................................................................................... 69
13.21 Full Page Read Cycle .......................................................................................................................... 71
13.22 Full Page Write Cycle .......................................................................................................................... 73
13.23 Byte Write Operation ........................................................................................................................... 75
13.24 Burst Read and Single Write (Option) ............................................................................................... 76
13.25 Full Page Random Column Read ....................................................................................................... 77
13.26 Full Page Random Column Write ....................................................................................................... 78
13.27 PRE (Precharge) Termination of Burst .............................................................................................. 79
14. Package Drawing ............................................................................................................................ 81
15. Recommended Soldering Conditions .......................................................................................... 82
16. Revision History ............................................................................................................................. 83
相關(guān)PDF資料
PDF描述
UPD4564841 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD485505 LINE BUFFER 5K-WORD BY 8-BIT
UPD485505G-25 LINE BUFFER 5K-WORD BY 8-BIT
UPD485505G-35 LINE BUFFER 5K-WORD BY 8-BIT
UPD4990A SERIAL I/O CALENDAR & CLOCK CMOS LSI
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD45D128442G5C759LG 制造商:NEC 功能描述:*
UPD4701AC-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4702C-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4702G-A 制造商:Renesas Electronics 功能描述:Cut Tape
uPD4704C(A) 制造商:Renesas Electronics 功能描述:Cut Tape
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*