- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378738 > UPD6120C-102 Remote-Control Transmitter/Encoder PDF資料下載
參數(shù)資料
| 型號： | UPD6120C-102 |
| 英文描述： | Remote-Control Transmitter/Encoder |
| 中文描述： | 遠(yuǎn)程控制發(fā)射機(jī)/編碼器 |
| 文件頁數(shù)： | 4/36頁 |
| 文件大小： | 252K |
| 代理商： | UPD6120C-102 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
μ
PD61P24
4
1.
PROGRAM COUNTER (PC) ……… 10 BITS
The program counter (PC) is a binary counter, which holds the address information for the program memory.
Figure 1-1. Program Counter Organization
PC
7
PC
6
PC
5
PC
4
PC
3
PC
2
PC
1
PC
0
PC
8
PC
9
PC
Normally, the program counter contents are automatically incremented each time an instruction is executed,
according to the number of instruction bytes.
When executing a jump instruction (JMP0, JC, JF), the program counter indicates the jump destination.
Immediate data or the data memory contents are loaded to all or some bits of the PC.
When executing the call instruction (CALL0), the PC contents are incremented (+1) and saved into the stack
memory. Then, a value needed for each jump instruction will be loaded.
When executing the return instruction (RET), the stack memory contents are double incremented (+2) and loaded
into the PC.
When “all clear” is input or on reset, the PC contents are cleared to “000H”.
2.
STACK POINTER (SP) ……… 2 BITS
This 2-bit register holds the start address information for the stack area. The stack area is shared with the data
memory.
The SP contents are incremented, when the call instruction (CALL0) is executed. They are decremented, when
the return instruction (RET) is executed.
The stack pointer is cleared to “00B” after reset or “all clear” is input, and indicates the highest address FH for
the data memory as the stack area.
The figure below shows the relationship for the stack pointer and the data memory area.
R
C
R
D
R
E
R
F
Data memory
(SP)
11B
10B
01B
00B
If the stack pointer overflows or underflows, it is determined that the CPU overflows, and the PC internal reset
signal will be generated.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD6127CS | Remote-Control Transmitter/Encoder |
| UPD6127GS | Remote-Control Transmitter/Encoder |
| UPD6129CS | Remote-Control Transmitter/Encoder |
| UPD6129GS | Remote-Control Transmitter/Encoder |
| UPD6130CA-002 | Remote-Control Transceiver/Endec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD6121 | 制造商:NEC 制造商全稱:NEC 功能描述:REMOTE CONTROL TRANSMISSION CMOS IC |
| UPD6121G-001 | 制造商:NEC 制造商全稱:NEC 功能描述:REMOTE CONTROL TRANSMISSION CMOS IC |
| UPD6121G-002 | 制造商:NEC 制造商全稱:NEC 功能描述:REMOTE CONTROL TRANSMISSION CMOS IC |
| UPD6122 | 制造商:NEC 制造商全稱:NEC 功能描述:REMOTE CONTROL TRANSMISSION CMOS IC |
| UPD6122G-001 | 制造商:NEC 制造商全稱:NEC 功能描述:REMOTE CONTROL TRANSMISSION CMOS IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。