- 您現在的位置：買賣IC網 > PDF目錄376428 > UPD6125AG (NEC Corp.) 4-BIT SINGLE CHIP MICROCONTROLLER FOR REMOTE CONTROL TRANSMISSION PDF資料下載
參數資料
| 型號： | UPD6125AG |
| 廠商： | NEC Corp. |
| 英文描述： | 4-BIT SINGLE CHIP MICROCONTROLLER FOR REMOTE CONTROL TRANSMISSION |
| 中文描述： | 4位單片機的遙控傳輸 |
| 文件頁數： | 15/40頁 |
| 文件大小： | 286K |
| 代理商： | UPD6125AG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
μ
PD6125A, 6126A
15
14. STANDBY FUNCTION (HALT INSTRUCTION)
The
μ
PD6600A is provided with the standby mode (HALT instruction), in order to reduce the power consumption,
when not executing the program. Clock oscillation can be stopped in the standby mode (STOP mode).
In the standby mode, the program execution stops. However, the contents of the internal registers and the data
memory are all retained.
14.1 STOP Mode (Oscillation Stop HALT Instruction)
In the STOP mode, the operation of the system clock generation circuit (ceramic resonator oscillation circuit) stops.
Therefore, operations requiring the system clock will stop.
If the HALT instruction is executed during timer operation, the program counter stops. The oscillation stop mode
will be initiated, after the timer count down operation is completed.
14.2 HALT Mode (Oscillation Continue HALT Instruction)
The CPU stops its operation, until the HALT release condition is satisfied.
The system clock operation continues in this mode.
14.3 Standby Release Conditions
(1) S-IN input
(2) K
I/O
input
(3) K
I
input
(4) Timer count down operation completion
(5) I/O input
(6) K
I
, I/O input
Remark
Either high level or low level can be specified for setting a release condition by input.
Table 14-1. Standby Mode Releasing Condition
D
3
0/1
0
Releasing condition:
0
1
Timer
0
1
0
0
K
0
0
S-IN
D
2
D
1
D
0
Releasing
Condition
1
0
1
0
I/O
K
I
Remarks
Released when 0.
Valid only in the IN mode.
When RL A is selected, the standby mode is
always released.
3
"0"···Low level detection
"1"···High level detection
1
0
1
0
I/O
1
0
0
I/O
1
Valid only in the IN mode.
1
1
1
K
I
, I/O
0
, I/O
1
0
Judged as an error and initialized even if one of the
I/O is in OUT mode.
0/1
Caution
μ
PD6125A is not equipped with I/O
10
- I/O
13
pins.
相關PDF資料 |
PDF描述 |
|---|---|
| UPD65664 | CMOS-6/6A/6V/6X 1.0-MICRON CMOS GATE ARRAYS |
| UPD65672 | CMOS-6/6A/6V/6X 1.0-MICRON CMOS GATE ARRAYS |
| UPD65676 | CMOS-6/6A/6V/6X 1.0-MICRON CMOS GATE ARRAYS |
| UPD65658 | CMOS-6/6A/6V/6X 1.0-MICRON CMOS GATE ARRAYS |
| UPD65612 | CMOS-6/6A/6V/6X 1.0-MICRON CMOS GATE ARRAYS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| UPD6126A | 制造商:NEC 制造商全稱:NEC 功能描述:4-BIT SINGLE CHIP MICROCONTROLLER FOR REMOTE CONTROL TRANSMISSION |
| UPD6126AG | 制造商:NEC 制造商全稱:NEC 功能描述:4-BIT SINGLE CHIP MICROCONTROLLER FOR REMOTE CONTROL TRANSMISSION |
| UPD6127CS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Remote-Control Transmitter/Encoder |
| UPD6127GS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Remote-Control Transmitter/Encoder |
| UPD6129CS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Remote-Control Transmitter/Encoder |
發(fā)布緊急采購，3分鐘左右您將得到回復。