參數(shù)資料
型號(hào): UPD65022
英文描述: Gate Array
中文描述: 門陣列
文件頁(yè)數(shù): 26/64頁(yè)
文件大?。?/td> 399K
代理商: UPD65022
26
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
6. RESET
The system reset takes effect by means of the causes as follows:
When the POC circuit has detected low-power voltage
When the operand value is illegal or does not satisfy the precondition when the HALT instruction is executed
When the accumulator is 0H when the RLZ instruction is executed
When stack pointer overflows or underflows
Table 6-1. Hardware Statuses after Reset
Hardware
Resetting by Internal POC Circuit in Operation
Resetting by Other Factors
Note 1
Resetting by the Internal POC Circuit during
STANDBY Mode
PC (11 bits)
000H
SP (1 bit)
0B
Data
R0 = DP
000H
memory
R1-RF
Undefined
Previous status retained
Accumulator (A)
Undefined
Status flag (F)
0B
Carry flag (CY)
0B
Timer (10 bits)
000H
Port register
P0
FFH
P1
××××
11
×
1B
Note 2
03H
26H
Control register P3
P4
Notes 1.
The following resets are available.
Reset when executing the HALT instruction (when the operand value is illegal or does not satisfy
the precondition)
Reset when executing the RLZ instruction (when A = 0)
Reset by stack pointer’s overflow or underflow
2.
Refers to the value by the K
I
or S
2
pin status.
In order to prevent malfunction, be sure to input a low level to more than one of pins K
I0
to K
I3
when
POC is released due to supply voltage startup.
相關(guān)PDF資料
PDF描述
UPD65026 Gate Array
UPD65026-QFP80P.55SQ ASIC
UPD65026-QFP80P.7X.9 ASIC
UPD65033-QFP80P.55SQ ASIC
UPD65033-QFP80P.7X.9 ASIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD65026 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Gate Array
UPD65026-QFP80P.55SQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
UPD65026-QFP80P.7X.9 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
UPD65030 制造商:NEC 制造商全稱:NEC 功能描述:UPD65000 (CMOS-3) SERIES 2-MICRON CMOS GATE ARRAYS
UPD65033-QFP80P.55SQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC