參數(shù)資料
型號(hào): UPD65045-QFP80P.7X.9
英文描述: ASIC
中文描述: 專(zhuān)用集成電路
文件頁(yè)數(shù): 55/64頁(yè)
文件大?。?/td> 399K
代理商: UPD65045-QFP80P.7X.9
55
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
15. RECOMMENDED SOLDERING CONDITIONS
Carry out the soldered packaging of this product under the following recommended conditions.
For details of the soldering conditions, refer to information material
Semiconductor Device Mounting
Technology Manual (C10535E)
.
For soldering methods and conditions other than the recommended conditions, please consult one of our NEC
sales representatives.
Table 15-1. Soldering Conditions for Surface-Mount Type
μ
PD64AMC-
×××
-5A4 : 20-pin plastic SSOP (300 mil)
μ
PD65MC-
×××
-5A4
: 20-pin plastic SSOP (300 mil)
Soldering Method
Soldering Condition
Recommended
Condition Symbol
Infrared reflow
Package peak temperature: 235
°
C; time: within 30 secs. max. (210
°
C or higher);
count: no more than three times
IR35-00-3
VPS
Package peak temperature: 215
°
C; time: 40 secs. max. (200
°
C or higher); count:
no more than three times
VP15-00-3
Wave soldering
Solder bath temperature: 260
°
C max.; time: 10 secs. max.; count: once;
Preliminary heat temperature: 120
°
C max. (Package surface temperature)
Pin temperature: 300
°
C or less ; time: 3 secs or less (for each side of the device)
WS60-00-1
Partial heating
Caution Using more than one soldering method should be avoided (except in the case of partial heating).
相關(guān)PDF資料
PDF描述
UPD65052-QFP80P.55SQ ASIC
UPD65052-QFP80P.7X.9 ASIC
UPD6529C Consumer IC
UPD65301 CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
UPD65343 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD65052-QFP80P.55SQ 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ASIC
UPD65052-QFP80P.7X.9 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ASIC
UPD65060 制造商:NEC 制造商全稱(chēng):NEC 功能描述:UPD65000 (CMOS-3) SERIES 2-MICRON CMOS GATE ARRAYS
UPD65080 制造商:NEC 制造商全稱(chēng):NEC 功能描述:UPD65000 (CMOS-3) SERIES 2-MICRON CMOS GATE ARRAYS
UPD65100 制造商:NEC 制造商全稱(chēng):NEC 功能描述:UPD65000 (CMOS-3) SERIES 2-MICRON CMOS GATE ARRAYS