- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376429 > UPD70208HGF-12-3B9 (NEC Corp.) V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD70208HGF-12-3B9 |
| 廠商： | NEC Corp. |
| 英文描述： | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| 中文描述： | V40HLTM，V50HLTM 16 / 8，16位微處理器 |
| 文件頁數(shù)： | 25/110頁 |
| 文件大?。?/td> | 625K |
| 代理商： | UPD70208HGF-12-3B9 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁
25
μ
PD70208H, 70216H
Data Sheet U13225EJ4V0DS00
6.
BAU (BUS ARBITRATION UNIT)
The BAU performs bus arbitration among bus masters.
A list of bus masters (units which can acquire the bus) is shown below.
Table 6-1. Bus Masters
Bus Master
Bus Cycle
CPU
DMAU
REFU
External bus master
(HLDRQ pin input)
Program fetch, data read/write
DMA cycle
Refresh cycle
Bus cycle driven by external device
The relative priorities of the bus masters are shown below.
High
CPU (when BUSLOCK prefix is used)
REFU (highest priority: when given number of requests are reached)
DMAU
HLDRQ pin
CPU (normal CPU cycle)
REFU (lowest priority: cycle steal)
Low
BAU bus arbitration is performed as follows.
A bus master such as the CPU, DMAU, REFU, etc., incorporated in the V40HL and V50HL normally release the bus at
the end of the bus cycle currently being executed, as shown in Figure 6-1. However, in the case of a bus master connected
to the HLDRQ pin, or cascaded external DMA controllers, for instance, the situation is as shown in Figure 6-2. The V40HL
and V50HL request return of the bus by inactivating the acknowledge signal (HLDAK), and on receiving this request, the
external bus master holding the bus should release the bus by dropping the bus hold request signal (HLDRQ). The V40HL
and V50HL-internal bus master with the highest priority is kept waiting until the bus hold request signal is dropped. This
is called a bus wait operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD70208HGF-16-3B9 | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HGF-20-3B9 | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HGK-10-9EU | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HGK-12-9EU | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HGK-16-9EU | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD70208HGF-16-3B9 | 制造商:NEC 制造商全稱:NEC 功能描述:V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HGF-20-3B9 | 制造商:NEC 制造商全稱:NEC 功能描述:V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HGK-10-9EU | 制造商:NEC 制造商全稱:NEC 功能描述:V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HGK-12-9EU | 制造商:NEC 制造商全稱:NEC 功能描述:V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HGK-16-9EU | 制造商:NEC 制造商全稱:NEC 功能描述:V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。