參數(shù)資料
型號(hào)： UPD70208HLP-12
廠商： NEC Corp.
英文描述： V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR
中文描述： V40HLTM，V50HLTM 16 / 8，16位微處理器
文件頁(yè)數(shù)： 71/110頁(yè)
文件大?。?/td> 625K
代理商： UPD70208HLP-12
71
μ
PD70208H, 70216H
Data Sheet U13225EJ4V0DS00
(2)
μ
PD70208H, 70216H-20 (T
A
= –40 to +85
°
C, V
DD
= 5 V
±
5%) (1/3)
MIN.
MAX.
External clock input cycle
External clock input high-level width (V
KH
=3.0 V)
External clock input low-level width (V
KL
=1.5 V)
External clock input rise time (1.5
→
3.0 V)
External clock input fall time (3.0
→
1.5 V)
Clock output cycle
Clock output high-level width (V
OH
=3.0 V)
Clock output low-level width (V
OL
=1.5 V)
Clock output rise time (1.5
→
3.0 V)
Clock output fall time (3.0
→
1.5 V)
CLKOUT delay time (vs. external clock)
Input rise time (except external clock) (0.8
→
2.2 V)
Input fall time (except external clock) (2.2
→
0.8 V)
Output rise time (except CLKOUT) (0.8
→
2.2 V)
Output fall time (except CLKOUT) (2.2
→
0.8 V)
RESET setup time (vs. CLKOUT
↓
)
Note 1
RESET hold time (vs. CLKOUT
↓
)
Note 1
RESOUT output delay time (vs. CLKOUT
↓
)
READY inactive setup time (vs. CLKOUT
↑
)
READY inactive hold time (vs. CLKOUT
↑
)
READY active setup time (vs. CLKOUT
↑
)
READY active hold time (vs. CLKOUT
↑
)
NMI setup time (vs. CLKOUT
↑
)
POLL setup time (vs. CLKOUT
↑
)
Data setup time (vs. CLKOUT
↓
)
Data hold time (vs. CLKOUT
↓
)
CLKOUT
→
address delay time
Note 2
CLKOUT
→
address hold time
CLKOUT
↓ →
PS delay time
CLKOUT
↓ →
PS float delay time
Address setup time (vs. ASTB
↓
)
CLKOUT
↓ →
address float delay time
Note 3
CLKOUT
↓ →
ASTB
↑
delay time
CLKOUT
↑ →
ASTB
↓
delay time
ASTB high-level width
Output Pin Load Capacitance: C
L
= 100 pF
μ
PD70208H-20
μ
PD70216H-20
Unit
Parameter
Symbol
t
CYX
25
DC
ns
t
XXH
10
ns
t
XXL
10
ns
t
XR
5
ns
t
XF
5
ns
t
CYK
50
DC
ns
t
KKH
0.5t
CYK
–5
ns
t
KKL
0.5t
CYK
–5
ns
t
KR
5
ns
t
KF
5
ns
t
DXK
20
ns
t
IR
15
ns
t
IF
10
ns
t
OR
10
ns
t
OF
10
ns
t
SRESK
20
ns
t
HKRES
10
ns
t
DKRES
5
25
ns
t
SRYLK
7
ns
t
HKRYL
10
ns
t
SRYHK
7
ns
t
HKRYH
10
ns
t
SNMIK
10
ns
t
SPOLK
20
ns
t
SDK
7
ns
t
HKD
5
ns
t
DKA
5
25
ns
t
HKA
5
ns
t
DKP
5
30
ns
t
FKP
5
30
ns
t
SAST
t
KKL
–10
ns
t
FKA
t
HKA
25
ns
t
DKSTH
20
ns
t
DKSTL
20
ns
t
STST
t
KKL
–10
ns
<1>
<2>
<3>
<4>
<5>
<6>
<7>
<8>
<9>
<10>
<11>
<12>
<13>
<14>
<15>
<16>
<17>
<18>
<19>
<20>
<21>
<22>
<23>
<24>
<25>
<26>
<27>
<28>
<29>
<30>
<31>
<32>
<33>
<34>
<35>
Notes 1.
When reset with the minimum pulse width or when guaranteeing the RESOUT output timing.
2.
Specifications also corresponding to the QS0, QS1, and BUSLOCK signals, and A16/PS0-A19/PS3, UBE,
BUFEN, BUFR/W, MRD, IORD, MWR, IOWR, and BS0-BS2 signals at HLDRQ/HLDAK timing.
3.
Specifications also corresponding to the A16/PS0-A19/PS3, UBE, BUFEN, BUFR/W, MRD, IORD, MWR,
IOWR, and BS0-BS2 signals at HLDRQ/HLDAK timing.
相關(guān)PDF資料
PDF描述
UPD70216H V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR
UPD70208HLP-20 V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR
UPD70208H V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR
UPD70216HLP-10 V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR
UPD70216HLP-12 V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD70208HLP16 制造商: 功能描述: 制造商:undefined 功能描述:
UPD70208HLP-16 制造商:NEC 制造商全稱:NEC 功能描述:V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR
UPD70208HLP-20 制造商:NEC 制造商全稱:NEC 功能描述:V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR
UPD70208L10 制造商:NEC 功能描述:NEW
UPD70208L-10 制造商:World Products 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*