參數(shù)資料
型號： UPD70F3015BGC-8EU
廠商： NEC Corp.
英文描述： 32-BIT SINGLE-CHIP MICROCONTROLLER
中文描述： 32位單片機
文件頁數(shù)： 40/48頁
文件大小： 413K
代理商： UPD70F3015BGC-8EU
Data Sheet U14527EJ3V0DS
40
μ
PD70F3015B, 70F3015BY, 70F3017A, 70F3017AY
I
2
C Bus Mode (
μ
PD70F3015BY, 70F3017AY only)
(T
A
=
–
40 to +85
°
C, V
DD
= AV
DD
= BV
DD
= 2.7 to 3.6 V, V
SS
= AV
SS
= BV
SS
= 0 V, C
L
= 50 pF)
Normal Mode
High-Speed Mode
Parameter
Symbol
MIN.
MAX.
MIN.
MAX.
Unit
SCL clock frequency
f
CLK
0
100
0
400
kHz
Bus-free time (between
stop/start conditions)
t
BUF
<70>
4.7
–
1.3
–
μ
s
Hold time
Note 1
t
HD:STA
<71>
4.0
–
0.6
–
μ
s
SCL clock low-level width
t
LOW
<72>
4.7
–
1.3
–
μ
s
SCL clock high-level width
t
HIGH
<73>
4.0
–
0.6
–
μ
s
Setup time for start/restart
condition
t
SU:STA
<74>
4.7
–
0.6
–
μ
s
CBUS
compatible
master
5.0
–
–
–
μ
s
Data hold
time
I
2
C mode
t
HD:DAT
<75>
0
Note 2
–
0
Note 2
0.9
Note 3
μ
s
Data setup time
t
SU:DAT
<76>
250
–
100
Note 4
–
ns
SDA and SCL signal rise
time
t
R
<77>
–
1000
20 + 0.1Cb
Note 5
300
ns
SDA and SCL signal fall
time
t
F
<78>
–
300
20 + 0.1Cb
Note 5
300
ns
Stop condition setup time
t
SU:STO
<79>
4.0
–
0.6
–
μ
s
Width of spike pulse
suppressed by input filter
t
SP
<80>
–
–
0
50
ns
Capacitance load of each
bus line
Cb
–
400
–
400
pF
Notes 1.
At the start condition, the first clock pulse is generated after the hold time.
2.
The system requires a minimum of 300 ns hold time internally for the SDA signal in order to occupy the
undefined area at the falling edge of SCL.
3.
If the system does not extend the SCL signal low hold time (t
LOW
), only the maximum data hold time
(t
HD:DAT
) needs to be satisfied.
4.
The high-speed mode I
high-speed mode I
If the system does not extend the SCL signal's low state hold time:
t
SU:DAT
≥
250 ns
If the system extends the SCL signal's low state hold time:
Transmit the following data bit to the SDA line prior to the SCL line release (t
Rmax.
+ t
SU:DAT
= 1,000 +
250 = 1,250 ns: Normal mode I
5.
Cb: Total capacitance of one bus line (unit: pF)
2
C bus can be used in the normal-mode I
2
C bus system. In this case, set the
2
C bus so that it meets the following conditions.
2
C bus specification).
Remark
The maximum operating frequency of the
μ
PD70F3015BY and
μ
PD70F3017AY is f
XX
= 17 MHz.
相關(guān)PDF資料
PDF描述
UPD70F3015B 32-BIT SINGLE-CHIP MICROCONTROLLER
UPD70F3015BY 32-BIT SINGLE-CHIP MICROCONTROLLER
UPD70F3017A 32-BIT SINGLE-CHIP MICROCONTROLLER
UPD70F3017AY 32-BIT SINGLE-CHIP MICROCONTROLLER
UPD70F3017AF1-EA6 V850/SA1TM 32-/16-BIT SINGLE-CHIP MICROCONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD70F3015BGC-8EU-A 制造商:Renesas Electronics Corporation 功能描述:
UPD70F3015BY 制造商:NEC 制造商全稱:NEC 功能描述:32-BIT SINGLE-CHIP MICROCONTROLLER
UPD70F3015BYGC-8EU 制造商:Renesas Electronics Corporation 功能描述:
UPD70F3015BYGC-8EU-A 制造商:Renesas Electronics Corporation 功能描述:
UPD70F3017A 制造商:NEC 制造商全稱:NEC 功能描述:32-BIT SINGLE-CHIP MICROCONTROLLER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*