- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378746 > UPD750106A (NEC Corp.) 4 BIT SINGLE-CHIP MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | UPD750106A |
| 廠商： | NEC Corp. |
| 英文描述： | 4 BIT SINGLE-CHIP MICROCONTROLLER |
| 中文描述： | 4位單片機 |
| 文件頁數(shù)： | 14/80頁 |
| 文件大?。?/td> | 525K |
| 代理商： | UPD750106A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
μ
PD750104, 750106, 750108, 750104(A), 750106(A), 750108(A)
14
4.
Mk
Ι
MODE/Mk
ΙΙ
MODE SWITCH FUNCTION
4.1 Differences between Mk
Ι
Mode and Mk
ΙΙ
Mode
The CPU of the
μ
PD750108 has two modes (Mk
Ι
mode and Mk
ΙΙ
mode) and which mode is used is selectable.
Bit 3 of the stack bank selection register (SBS) determines the mode.
Mk
Ι
mode:
This mode has the upward compatibility with the 75X series.
It can be used in the 75XL CPUs having a ROM of up to 16 KB.
This mode is not compatible with the 75X series.
It can be used in all 75XL CPUs, including those having a ROM of 16 KB or more.
Mk
ΙΙ
mode:
Table 4-1 shows the differences between Mk
Ι
mode and Mk
ΙΙ
mode.
Table 4-1. Differences between Mk
Ι
Mode and Mk
ΙΙ
Mode
Caution Mk
ΙΙ
mode can be used to support a program area larger than 16K bytes in the 75X series or 75XL
series. This mode enhances a software compatibility with products whose program area is larger
than 16K bytes. If Mk
ΙΙ
mode is selected, when the subroutine call instruction is executed, the
number of stack bytes (use area) will be increased by one byte for each stack, compared to Mk
Ι
mode. When a CALL !addr or CALLF !faddr instruction is executed, it takes one more machine
cycle. Therefore, Mk
Ι
mode should be used for applications for which RAM efficiency or
processing capabilities is more critical than a software compatibility.
Number of stack bytes in a
subroutine instruction
BRA !addr1 instruction
CALLA !addr1 instruction
CALL !addr instruction
CALLF !faddr instruction
2 bytes
None
3 machine cycles
2 machine cycles
3 bytes
Available
4 machine cycles
3 machine cycles
Mk
Ι
mode
Mk
ΙΙ
mode
相關PDF資料 |
PDF描述 |
|---|---|
| UPD750106CU | 4 BIT SINGLE-CHIP MICROCONTROLLER |
| UPD750106CUA | 4 BIT SINGLE-CHIP MICROCONTROLLER |
| UPD750106GB | 4 BIT SINGLE-CHIP MICROCONTROLLER |
| UPD750106GBA | 4 BIT SINGLE-CHIP MICROCONTROLLER |
| UPD750108 | 4 BIT SINGLE-CHIP MICROCONTROLLER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD7507C189 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD7508CU265 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD75208 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD753012AGC-P33-8BT-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD753016AGC-P29-8BT | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。