
μ
PD750104, 750106, 750108, 750104(A), 750106(A), 750108(A)
4
CONTENTS
1.
PIN CONFIGURATION (TOP VIEW) .........................................................................................
6
2.
BLOCK DIAGRAM .....................................................................................................................
8
3.
PIN FUNCTIONS ........................................................................................................................
3.1
Port Pins .........................................................................................................................................
3.2
Non-Port Pins .................................................................................................................................
3.3
Pin Input/Output Circuits..............................................................................................................
3.4
Connection of Unused Pins .........................................................................................................
9
9
10
11
13
4.
Mk
Ι
MODE/Mk
ΙΙ
MODE SWITCH FUNCTION........................................................................
4.1
Differences between Mk
Ι
Mode and Mk
ΙΙ
Mode ......................................................................
4.2
Setting of the Stack Bank Selection Register (SBS) ................................................................
14
14
15
5.
MEMORY CONFIGURATION ....................................................................................................
16
6.
PERIPHERAL HARDWARE FUNCTIONS................................................................................
6.1
Digital I/O Ports..............................................................................................................................
6.2
Clock Generator .............................................................................................................................
6.3
Control Functions of Subsystem Clock Oscillator ...................................................................
6.4
Clock Output Circuit......................................................................................................................
6.5
Basic Interval Timer/Watchdog Timer ........................................................................................
6.6
Clock Timer.....................................................................................................................................
6.7
Timer/Event Counter .....................................................................................................................
6.8
Serial Interface ...............................................................................................................................
6.9
Bit Sequential Buffer .....................................................................................................................
21
21
21
23
24
25
26
27
30
32
7.
INTERRUPT FUNCTIONS AND TEST FUNCTIONS ...............................................................
33
8.
STANDBY FUNCTION ...............................................................................................................
35
9.
RESET FUNCTION.....................................................................................................................
36
10. MASK OPTION ...........................................................................................................................
39
11. INSTRUCTION SET....................................................................................................................
40
12. ELECTRICAL CHARACTERISTICS .........................................................................................
53
13. CHARACTERISTIC CURVE (REFERENCE VALUES) ............................................................
65