57
μ
PD75048
EEPROM CHARACTERISTICS
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Supply current for
EEPROM access*
1
I
DD7
4.19MHz crystal oscillator V
DD
= 5V+10%*
2
C1 = C = 22pF
6.5
2
20
6
mA
mA
V
DD
= 3V+10%*
3
*1: Current flowing through the internal pull-up resistor is not included.
2: When the processor clock control register (PCC) is set to 0011 and the high-speed mode is used.
3: When PCC is set to 0000 and the low-speed mode is used.
EEPROM WRITE TIME
Select the write time of the EEPROM in accordance with the oscillation frequency of the main system
clock as follows:
Oscillation Frequency of Main
System Clock (f
X
)
Setting of EEPROM Control Register
EWTC1
Write time
EWTC0
f
X
= 2.0 to 5.0 MHz
f
X
= 2.0 to 4.2 MHz
f
X
= 2.0 MHz
0
0
1
0
1
0
2
12
x 18/f
X
(17.6 ms)
2
11
x 18/f
X
(8.8 ms)
2
10
x 18/f
X
Remarks:
( ): f
X
= 4.19 MHz
LOW-VOLTAGE DATA RETENTION CHARACTERISTICS OF DATA MEMORY IN STOP MODE
(T
a
= –10 to +70
°
C)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Data Retention Supply
Voltage
V
DDDR
2.0
6.0
V
I
DDDR
V
DDDR
= 2.0 V
0.1
10
μ
A
Release Signal Set Time
t
SREL
t
WAIT
0
μ
s
ms
Released by RESET
2
17
/f
X
Released by interrupt request
ms
*1: Does not include current flowing through internal pull-up resistor
2: The oscillation stabilization wait time is the time during which the CPU is stopped to prevent
unstable operation when oscillation is started.
3: Depends on the setting of the basic interval timer mode register (BTM) as follows:
BTM3
–
BTM2
0
BTM1
0
BTM0
0
WAIT time ( ): f
X
= 4.19 MHz
2
20
/f
X
(approx. 250 ms)
2
17
/f
X
(approx. 31.3 ms)
2
15
/f
X
(approx. 7.82 ms)
2
13
/f
X
(approx. 1.95 ms)
–
–
0
1
1
0
1
1
–
1
1
1
Oscillation Stabilization
Wait Time
*2
Data Retention Supply
Current
*1
*3