
174
μ
PD75236
DC CHARACTERISTICS (Ta = –40 to 85
°
C, V
DD
= 2.7 to 6.0 V)
UNIT
A/D CONVERTER CHARATERISTICS (Ta = –40 to +85
°
C, V
DD
= 2.7 to 6.0 V, AV
SS
= V
SS
= 0 V, AV
DD
= V
DD
)
UNIT
MAX.
TYP.
MIN.
PARAMETER
SYMBOL
TEST CONDITIONS
Resolution
Absolute accuracy
*1
Conversion time
Sampling time
Analog input voltage
Analog input impedance
AV
REF
current
t
CONV
t
SAMP
V
IAN
R
AN
I
AREF
–10
≤
Ta
≤
+85
°
C
–40
≤
Ta < –10
°
C
bit
LSB
μ
s
μ
s
V
M
mA
8
±
1.5
±
2.0
168/f
x
44/f
x
AV
REF
2.0
*2
*3
8
1000
1.0
* 1.
Current flowing to the built-in pull-down (pull-up) resistor excluded.
When operated in the high speed mode with the processor clock control register (PCC) set to 0011.
When operated in the low speed mode with PCC = 0000.
Subsystem clock oscillation included.
When operated with subsystem clock with system clock control register (SCC) set to 1001 and the main
system clock stopped.
2.
3.
4.
5.
* 1.
Absolute accuracy with any quantization error (
±
1/2 LSB) excluded.
Time until EOC = 1 after execution of conversion start instruction (when operated at f
X
= 4.19 MHz: 40.1
μ
s).
Time until the end of sampling after execution of conversion start instruction (when operated at f
X
= 4.19
MHz: 10.5
μ
s).
2.
3.
Operating
mode
HALT mode
3
0.5
600
200
40
5
0.5
0.3
9
1.5
1800
600
120
15
20
10
5
mA
mA
μ
A
μ
A
μ
A
μ
A
μ
A
μ
A
μ
A
I
DD1
I
DD2
Operating
mode
HALT mode
V
DD
= 5 V
±
10%
VDD = 3 V
±
10%
Supply current
*1
MAX.
TYP.
MIN.
SYMBOL
TEST CONDITIONS
PARAMETER
2.5 V
≤
AV
REF
≤
AV
DD
I
DD4
I
DD3
I
DD5
V
DD
= 5 V
±
10%
*2
V
DD
= 3 V
±
10%
*3
V
DD
= 5 V
±
10%
V
DD
= 3 V
±
10%
V
DD
= 3 V
±
10%
V
DD
= 3 V
±
10%
Ta = 25
°
C
#
8
AV
SS
4.19 MHz
crystal
oscillation
C1 = C2 =
22 pF
*4
XT1 = 0 V
STOP mode
32 kHz crystal
oscillation
*5