
44
μ
PD753304
Main system clock
3.6 MHz
RC oscillation
Operation mode
Main system clock
3.6 MHz
RC oscillation
HALT mode
Subsystem clock
RC oscillation
Operation mode
DC Characteristics (T
A
= –10 to +60
°
C, V
DD
= 2.5 to 5.5 V)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Supply current
Note 1
I
DD1
Note 2
V
DD
= 5.0 V
±
10 %
Note 3
2.1
5.3
mA
V
DD
= 5.0 V
±
10 %,
T
A
= 25
°
C
Note 3
2.1
4.2
mA
V
DD
= 3.0 V
±
10 %
Note 4
0.70
1.8
mA
V
DD
= 3.0 V
±
10 %,
T
A
= 25
°
C
Note 4
0.70
1.5
mA
I
DD2
Note 2
V
DD
= 5.0 V
±
10 %
1.4
3.5
mA
V
DD
= 5.0 V
±
10 %,
T
A
= 25
°
C
1.4
2.8
mA
V
DD
= 3.0 V
±
10 %
0.65
1.6
mA
V
DD
= 3.0 V
±
10 %,
T
A
= 25
°
C
0.65
1.3
mA
I
DD3
Note 5
V
DD
= 5.0 V
±
10 %
Note 6
65
163
μ
A
V
DD
= 5.0 V
±
10 %,
T
A
= 25
°
C
Note 6
65
130
μ
A
V
DD
= 3.0 V
±
10 %
Note 7
18
45
μ
A
V
DD
= 3.0 V
±
10 %,
T
A
= 25
°
C
Note 7
18
36
μ
A
I
DD4
Note 5
V
DD
= 5.0 V
±
10 %
Note 6
58
150
μ
A
V
DD
= 5.0 V
±
10 %,
T
A
= 25
°
C
Note 6
58
120
μ
A
V
DD
= 3.0 V
±
10 %
Note 7
9.5
25
μ
A
V
DD
= 3.0 V
±
10 %,
T
A
= 25
°
C
Note 7
9.5
20
μ
A
I
DD4
Note 8
STOP mode
V
DD
= 5.0 V
±
10 %
0.05
10
μ
A
V
DD
= 5.0 V
±
10 %,
T
A
= 25
°
C
0.05
5
μ
A
V
DD
= 3.0 V
±
10 %
0.02
5
μ
A
V
DD
= 3.0 V
±
10 %,
T
A
= 25
°
C
0.02
3
μ
A
Notes 1.
The current flowing through the internal pull-up resistor and LCD divider resistor is not included.
When an external 6.8-k
resistor is connected. However, the temperature characteristics of the
resistor are not included.
When the
μ
PD753304 operates in the high-speed mode with the processor clock control resistor
(PCC) set to 0011.
When the
μ
PD753304 operates in the low-speed mode with the PCC reset to 0000.
When the
μ
PD753304 operates with the subsystem clock by setting the system clock control resistor
(SCC) to 1001 and stopping the main system clock oscillation.
The subsystem clock oscillation frequency (f
CT
) is 60 kHz when V
DD
= 5.0 V
±
10%.
The subsystem clock oscillation frequency (f
CT
) is 55 kHz when V
DD
= 3.0 V
±
10%.
When both the main system clock and subsystem clock are stopped by setting the sub oscillation
circuit stop enable flag (SOS.3) to 1.
2.
3.
4.
5.
6.
7.
8.
Subsystem clock
RC oscillation
HALT mode