- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376435 > UPD77017GC (NEC Corp.) 16 bits, Fixed-point Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | UPD77017GC |
| 廠商： | NEC Corp. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 16 bits, Fixed-point Digital Signal Processor |
| 中文描述： | 16位定點(diǎn)數(shù)字信號處理器 |
| 文件頁數(shù)： | 22/60頁 |
| 文件大?。?/td> | 424K |
| 代理商： | UPD77017GC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
μ
PD77015, 77017, 77018
22
2.4.3 Data Memory Addressing
There are following two types of data memory addressing.
Direct addressing
The address is specified in the instruction field.
Indirect addressing
The address is specified by the data pointer (DP). DP can get a bit reverse before addressing. It can
update the DP value after accessing data memory.
2.5 On-chip Peripheral Circuit
The
μ
PD77017 includes serial interface, host interface, general input/output ports and wait cycle registers.
They are mapped in both X and Y memory areas, and are accessed as memory mapped I/O by the
μ
PD77017
CPU.
2.5.1 Serial Interface Outline
The
μ
PD77017 has 2 channel serial interfaces. Serial I/O clock must be provided from external. Frame length
can be programmed independently to be 8 bits or 16 bits. MSB first or LSB first can also be selected. Data is
input/output by hand shaking for an external device, and by interrupts, polling or wait function in internal.
2.5.2 Host Interface Outline
The
μ
PD77017 has 8 bits parallel ports as host interface to input/output data to and from host CPU and DMA
controller. When an external device accesses host interface, HA0 and HA1 pins; which are host address input
pins; specifies bit 15 to bit 8 and bit 7 to bit 0. The
μ
PD77017 includes 3 registers consisting of 16 bits, which
are dedicated for input data, output data and status. The
μ
PD77017 has three types of interface method for
internal and external data; interrupts, polling and wait function.
2.5.3 General Input/output Ports Outline
General input/output ports consist of 4 bits. User can set each port as input or output. The
μ
PD77017 includes
two registers. One is 4 bits register for input/output data, and the other is 16 bits for control.
2.5.4 Wait Cycle Register
The wait cycle registers consist of 16 bits. It is used to set wait cycle number when external memory is
accessed. When external data memory area (C000H - FFFFH) is accessed, 0, 1, 3, or 7 wait cycle can be set.
When external data memory area is accessed, wait cycle can be also set by WAIT pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD77016 | 16 bits, Fixed-point Digital Signal Processor |
| UPD77016GM-KMD | 16 bits, Fixed-point Digital Signal Processor |
| UPD780024AGB-xxx-8EU | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD780024ACW-xxx | Circular Connector; No. of Contacts:55; Series:JTP02R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle |
| UPD780024AF1-xxx-CN3 | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD7759C | 制造商: 功能描述: 制造商:undefined 功能描述: 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD780023AGB-G43-8EU-X3-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD780023AGB-G44-8EU-E3-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD780023AGC-107-8BS-A | 制造商:Renesas Electronics Corporation 功能描述:NECUPD780023AGC-107-8BS-A MASK ROM DEVIC |
| UPD780023AGK-C74-9ET-A | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。