
CHAPTER 20 LOW-VOLTAGE DETECTOR
User’s Manual U17854EJ9V0UD
634
(2) Low-voltage detection level select register (LVIS)
This register selects the low-voltage detection level.
This register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation input sets this register to 0EH.
Figure 20-3. Format of Low-Voltage Detection Level Select Register (LVIS)
0
LVIS0
1
LVIS1
2
LVIS2
3
LVIS3
4
0
5
0
6
0
7
0
Symbol
LVIS
Address: FFFAAH
After reset: 0EHNote
R/W
LVIS3
LVIS2
LVIS1
LVIS0
Detection level
0
VLVI0 (4.22
±0.1 V)
0
1
VLVI1 (4.07
±0.1 V)
0
1
0
VLVI2 (3.92
±0.1 V)
0
1
VLVI3 (3.76
±0.1 V)
0
1
0
VLVI4 (3.61
±0.1 V)
0
1
0
1
VLVI5 (3.45
±0.1 V)
0
1
0
VLVI6 (3.30
±0.1 V)
0
1
VLVI7 (3.15
±0.1 V)
1
0
VLVI8 (2.99
±0.1 V)
1
0
1
VLVI9 (2.84
±0.1 V)
1
0
1
0
VLVI10 (2.68
±0.1 V)
1
0
1
VLVI11 (2.53
±0.1 V)
1
0
VLVI12 (2.38
±0.1 V)
1
0
1
VLVI13 (2.22
±0.1 V)
1
0
VLVI14 (2.07
±0.1 V)
1
VLVI15 (1.91
±0.1 V)
Note The reset value changes depending on the reset source.
If the LVIS register is reset by LVI, it is not reset but holds the current value. The value of this
register is reset to “0EH” if a reset other than by LVI is effected.
Caution 1. Be sure to clear bits 4 to 7 to “0”.