
APPENDIX C REVISION HISTORY
User’s Manual U17893EJ8V0UD
881
(2/5)
Page
Description
Classification
CHAPTER 6 TIMER ARRAY UNIT (continuation)
p.211
Change of Figure 6-13. Start Timing (In One-count Mode)
(a)
p.212
Change of Figure 6-14. Start Timing (In Capture & One-count Mode)
(a)
p.218
Change of description of ISC1 and ISC0 bits in Figure 6-21. Format of Input Switch Control
Register (ISC)
(a)
CHAPTER 7 REAL-TIME COUNTER
p.273
Change of Table 7-1. Configuration of Real-Time Counter
(c)
p.275
Change of 7.3 Registers Controlling Real-Time Counter
(c)
p.277
Change of description of AMPM bit in Figure 7-3. Format of Real-Time Counter Control
Register 0 (RTCC0)
(c)
p.282
Change of description of (7) Minute count register (MIN)
(c)
p.282
Change of description of (8) Hour count register (HOUR)
(c)
p.287
Addition of description of DEV bit to Figure 7-14. Format of Watch Error Correction Register
(SUBCUD)
(c)
p.289
Addition of 7.3 (17) Port mode register 1, 3 (PM1, PM3)
(c)
p.290
Change of Figure 7-19. Procedure for Starting Operation of Real-Time Counter and addition of
Note
(c)
p.295
Addition of Caution to 7.4.5 1 Hz output of real-time counter
(c)
p.295
Change of 7.4.6 32.768 kHz output of real-time counter
(c)
p.295
Change of 7.4.7 512 Hz, 16.384 kHz output of real-time counter
(c)
CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER
p.311
Change of Remark in 9.4.1 Operation as output pin
(c)
p.311
Change of Figure 9-4. Remote Control Output Application Example
(c)
CHAPTER 10 A/D CONVERTER
p.316
Change of Table 10-2. Settings of ADCS and ADCE
(c)
p.316
Change of Figure 10-5. Timing Chart When A/D voltage Comparator Is Used
(c)
p.339
Change of 10.7 Cautions for A/D Converter (2) Reducing current when A/D converter is
stopped
(c)
p.343
Addition of 10.7 (13) Starting the A/D converter
(c)
CHAPTER 11 D/A CONVERTER
p.351
Change of 11.4.3 Cautions (1)
(c)
p.351
Change of 11.4.3 Cautions (7)
(c)
CHAPTER 12 SERIAL ARRAY UNIT
p.364
Change of MDmn0 bit in Figure 12-6. Format of Serial Mode Register mn (SMRmn) (2/2)
(c)
p.366
Addition of Note to Figure 12-7. Format of Serial Communication Operation Setting Register
mn (SCRmn) (2/3)
(c)
p.368
Addition of Caution to Figure 12-8. Format of Serial Data Register mn (SDRmn)
(c)
p.378
Change of description of Figure 12-17. Format of Input Switch Control Register (ISC)
(a)
p.395
Change of interrupt in 12.5.2 Master reception
(c)
p.396
Change of Figure 12-32. Example of Contents of Registers for Master Reception of 3-Wire
Serial I/O (CSI00, CSI01, CSI10, CSI20)
(c)
Remark
“Classification” in the above table classifies revisions as follows.
(a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
(d): Addition/change of package, part number, or management division, (e): Addition/change of related
documents