![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD78F1156AGC-GAD-AX_datasheet_99856/UPD78F1156AGC-GAD-AX_760.png)
CHAPTER 28 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS)
User’s Manual U17893EJ8V0UD
758
Standard Products
(2) Serial interface: Serial array unit (5/18)
(d) During communication at same potential (simplified I
2C mode)
Conventional-specification products (
μPD78F115x)
(TA =
40 to +85°C, 2.7 V ≤ VDD = EVDD ≤ 5.5 V, VSS = EVSS = AVSS = 0 V)
Parameter
Symbol
Conditions
MIN.
MAX.
Unit
SCLr clock frequency
fSCL
2.7 V
≤ VDD ≤ 5.5 V,
Cb = 100 pF, Rb = 3 k
Ω
400
Note
kHz
Hold time when SCLr = “L”
tLOW
2.7 V
≤ VDD ≤ 5.5 V,
Cb = 100 pF, Rb = 3 k
Ω
995
ns
Hold time when SCLr = “H”
tHIGH
2.7 V
≤ VDD ≤ 5.5 V,
Cb = 100 pF, Rb = 3 k
Ω
995
ns
Data setup time (reception)
tSU:DAT
2.7 V
≤ VDD ≤ 5.5 V,
Cb = 100 pF, Rb = 3 k
Ω
1/fMCK + 120
ns
Data hold time (transmission)
tHD:DAT
2.7 V
≤ VDD ≤ 5.5 V,
Cb = 100 pF, Rb = 3 k
Ω
0
160
ns
Note
The value must also be fMCK/4 or less.
Expanded-specification products (
μPD78F115xA)
(TA =
40 to +85°C, 1.8 V ≤ VDD = EVDD ≤ 5.5 V, VSS = EVSS = AVSS = 0 V)
Parameter
Symbol
Conditions
MIN.
MAX.
Unit
2.7 V
≤ VDD ≤ 5.5 V,
Cb = 100 pF, Rb = 3 k
Ω
400
Note
kHz
SCLr clock frequency
fSCL
1.8 V
≤ VDD < 2.7 V
Cb = 100 pF, Rb = 5 k
Ω
300
Note
kHz
2.7 V
≤ VDD ≤ 5.5 V,
Cb = 100 pF, Rb = 3 k
Ω
995
ns
Hold time when SCLr = “L”
tLOW
1.8 V
≤ VDD < 2.7 V
Cb = 100 pF, Rb = 5 k
Ω
1500
ns
2.7 V
≤ VDD ≤ 5.5 V,
Cb = 100 pF, Rb = 3 k
Ω
995
ns
Hold time when SCLr = “H”
tHIGH
1.8 V
≤ VDD < 2.7 V
Cb = 100 pF, Rb = 5 k
Ω
1500
ns
2.7 V
≤ VDD ≤ 5.5 V,
Cb = 100 pF, Rb = 3 k
Ω
1/fMCK + 120
ns
Data setup time (reception)
tSU:DAT
1.8 V
≤ VDD < 2.7 V
Cb = 100 pF, Rb = 5 k
Ω
1/fMCK + 230
ns
2.7 V
≤ VDD ≤ 5.5 V,
Cb = 100 pF, Rb = 3 k
Ω
0
160
ns
Data hold time (transmission)
tHD:DAT
1.8 V
≤ VDD < 2.7 V
Cb = 100 pF, Rb = 5 k
Ω
0
210
ns
Note
The value must also be fMCK/4 or less.
(Remarks are given on the next page.)
<R>