參數(shù)資料
型號: USB3450-FZG
廠商: STANDARD MICROSYSTEMS CORP
元件分類: 微控制器/微處理器
英文描述: HI-SPEED USB HOST OR DEVICE PHY WITH UTMI+INTERFACE
中文描述: SERIAL COMM CONTROLLER, QCC40
封裝: 6 X 6 MM, 0.90 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT, MO-220, QFN-40
文件頁數(shù): 26/40頁
文件大?。?/td> 1086K
代理商: USB3450-FZG
Hi-Speed USB Host or Device PHY With UTMI+ Interface
Datasheet
Revision 0.1 (05-11-05)
26
SMSC USB3450
DATASHEET
6.4.3
Bias Generator
This block consists of an internal bandgap reference circuit used for generating the high speed driver
currents and the biasing of the analog circuits. This block requires an external 12K
, 1% tolerance,
external reference resistor connected from RBIAS to ground.
6.5
Crystal Oscillator and PLL
The USB3450 uses an internal crystal driver and PLL sub-system to provide a clean 480MHz reference
clock that is used by the PHY during both transmit and receive. The USB3450 requires a clean 24MHz
crystal or clock as a frequency reference. If the 24MHz reference is noisy or off frequency the PHY
may not operate correctly.
The USB3450 can use either a crystal or an external clock oscillator for the 24MHz reference. The
crystal is connected to the XI and XO pins as shown in the application diagram,
Figure 7.9
. If a clock
oscillator is used the clock should be connected to the XI input and the XO pin left floating. When an
external clock is used the XI pin is designed to be driven with a 0 to 3.3 volt signal. When using an
external clock the user needs to take care to ensure the external clock source is clean enough to not
degrade the high speed eye performance.
Once, the 480MHz PLL has locked to the correct frequency it will drive the CLKOUT pin with a 60MHz
clock. The USB3450 is guaranteed to start the clock within the time specified in
Table 5.2
.
6.6
Internal Regulators and POR
The USB3450 includes an integrated set of built in power management functions. These power
management features include a POR generation and allow the USB3450 to be powered from a single
3.3 volt power supply. This reduces the bill of materials and simplifies product design.
6.6.1
Internal Regulators
The USB3450 has two internal regulators that create two 1.8V outputs (labeled VDD1.8 and VDDA1.8)
from the 3.3volt power supply input (VDD3.3). Each regulator requires an external 4.7uF +/-20% low
ESR bypass capacitor to ensure stability. X5R or X7R ceramic capacitors are recommended since they
exhibit an ESR lower that 0.1ohm at frequencies greater than 10kHz..
The specific capacitor recommendations for each pin are detailed in
Table 3.1, “USB3450 Pin
Definitions,” on page 11
, and shown in
Figure 7.9 USB3450 Application Diagram (Top View) on
page 39
.
Note:
The USB3450 regulators are designed to generate a 1.8 volt supply for the USB3450 only.
Using the regulators to provide current for other circuits is not recommended and SMSC does
not guarantee USB performance or regulator stability.
6.6.2
Power On Reset (POR)
The USB3450 provides an internal POR circuit that generates a reset pulse once the PHY supplies
are stable. The UTMI+ Digital can be reset at any time with the RESET pin.
相關(guān)PDF資料
PDF描述
USB97C201 USB 2.0 ATA/ ATAPI Controller
USB97C201-MC USB 2.0 ATA/ ATAPI Controller
USB97C201-MN USB 2.0 ATA/ ATAPI Controller
USB97CFDC-MN USB FLOPPY DISK CONTROLLER
USB97C202 ATA/ATAPI CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
USB-3488A 功能描述:數(shù)據(jù)記錄與采集 HIGH PERF IEEE-488 USB DAQ GPIB INT CON RoHS:否 制造商:Lantronix 描述/功能:Analog device server 顯示器類型:None 電流額定值:
USB3500 制造商:SMSC 制造商全稱:SMSC 功能描述:Hi-Speed USB Host, Device or OTG PHY With UTMI+ Interface
USB3500-ABZJ 功能描述:接口 - 專用 USB 2.0 PHY UTMI RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
USB3503 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 HSIC High-Speed Hub Controller Optimized for Portable Applications
USB3503A 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 HSIC High-Speed Hub Controller Optimized for Portable Applications