- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225474 > UT54ACTS74-UVXR ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14 PDF資料下載
參數(shù)資料
| 型號(hào)： | UT54ACTS74-UVXR |
| 元件分類： | 鎖存器 |
| 英文描述： | ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14 |
| 封裝： | FP-14 |
| 文件頁(yè)數(shù)： | 1/6頁(yè) |
| 文件大小： | 34K |
| 代理商： | UT54ACTS74-UVXR |
45
RadHard MSI Logic
UT54ACS74/UT54ACTS74
Radiation-Hardened
Dual D Flip-Flops with Clear & Preset
FEATURES
radiation-hardened CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
DESCRIPTION
The UT54ACS74 and the UT54ACTS74 contain two indepen-
dent D-type positive triggered flip-flops. A low level at the
Preset or Clear inputs sets or resets the outputs regardless of the
levels of the other inputs. When Preset and Clear are inactive
(high), data at the D input meeting the setup time requirement
is transferred to the outputs on the positive-going edge of the
clock pulse. Following the hold time interval, data at the D
input may be changed without affecting the levels at the outputs.
The devices are characterized over full military temperature
range of -55 C to +125 C.
FUNCTION TABLE
Note:
1. The output levels in this configuration are not guaranteed to meet the mini-
mum levels for VOH if the lows at preset and clear are near VIL maximum.
In addition, this configuration is nonstable; that is, it will not persist when
either preset or clear returns to its inactive (high) level.
PINOUTS
14-Pin DIP
Top View
14-Lead Flatpack
Top View
LOGIC SYMBOL
INPUTS
OUTPUT
PRE
CLR
CLK
D
Q
L
H
X
H
L
H
L
X
L
H
L
X
H 1
H
L
H
L
H
L
X
Qo
1
2
3
4
5
7
6
14
13
12
11
10
8
9
CLR1
D1
CLK1
PRE1
Q1
VSS
VDD
CLR2
D2
CLK2
PRE2
Q2
1
2
3
4
5
7
6
14
13
12
11
10
8
9
VDD
CLR2
D2
CLK2
PRE2
Q2
CLR1
D1
CLK1
PRE1
Q1
VSS
Q1
(5)
(6)
Q1
Q2
(9)
(8)
Q2
(4)
PRE1
(3)
CLK1
(2)
D1
(1)
CLR1
(10)
PRE2
(11)
CLK2
(12)
D2
(13)
CLR2
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC
Publication 617-12.
S
C1
D1
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UT54ACTS74-UQXR | ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14 |
| UT54ACTS74-UVXH | ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14 |
| UT54ACTS74-UVCH | ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14 |
| UT54ACTS74-UCX | ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14 |
| UT54LVDS032LV-UPA | Interface IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UT54LVDS032LV-UPC | 制造商:UTMC 功能描述: |
| UT5504 | 制造商:UTC-IC 制造商全稱:UTC-IC 功能描述:P-CHANNEL LOGIC LEVEL ENHANCEMENT MODE FIELD EFFECT TRANSISTOR |
| UT-5A | 制造商:WILLOW 制造商全稱:Willow Technologies Ltd 功能描述:Silicone Coated Power Resistors |
| UT-6 | 制造商:WILLOW 制造商全稱:Willow Technologies Ltd 功能描述:Silicone Coated Power Resistors |
| UT60N03 | 制造商:UTC-IC 制造商全稱:UTC-IC 功能描述:30V, 60A N-CHANNEL LOGIC LEVEL MOSFET |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。