- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225475 > UT621024(E) IC 2MEG FLSH(256KX16)BOTTOM SE PDF資料下載
參數(shù)資料
| 型號： | UT621024(E) |
| 英文描述： | IC 2MEG FLSH(256KX16)BOTTOM SE |
| 中文描述： | 異步靜態(tài)RAM高速 |
| 文件頁數(shù)： | 9/14頁 |
| 文件大小： | 109K |
| 代理商： | UT621024(E) |
UTRON
UT621024(E)
Rev. 1.1
128K X 8 BIT LOW POWER CMOS SRAM
UTRON TECHNOLOGY INC.
P80037
1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.
TEL: 886-3-5777882 FAX: 886-3-5777919
4
CAPACITANCE (TA=25J, f=1.0MHz)
PARAMETER
SYMBOL
MIN.
MAX.
UNIT
Input Capacitance
CIN
-
8
pF
Input/Output Capacitance
CI/O
-
10
pF
Note : These parameters are guaranteed by device characterization, but not production tested.
AC TEST CONDITIONS
Input Pulse Levels
0V to 3.0V
Input Rise and Fall Times
5ns
Input and Output Timing Reference Levels
1.5V
Output Load
CL=100pF, IOH/IOL=-1mA/4mA
AC ELECTRICAL CHARACTERISTICS (V
CC = 5V 10% , TA = -20Jto 80J)
(1) READ CYCLE
PARAMETER
SYMBOL
UT621024(E)
-35
UT621024(E)
-55
UT621024(E)
-70
UNIT
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
Read Cycle Time
tRC
35
-
55
-
70
-
ns
Address Access Time
tAA
-
35
-
55
-
70
ns
Chip Enable Access Time
tACE
-
35
-
55
-
70
ns
Output Enable Access Time
tOE
-
25
-
30
-
35
ns
Chip Enable to Output in Low-Z
tCLZ*
10
-
10
-
10
-
ns
Output Enable to Output in Low-Z
tOLZ*
5
-
5
-
5
-
ns
Chip Disable to Output in High-Z
tCHZ*
-
25
-
30
-
35
ns
Output Disable to Output in High-Z tOHZ*
-
25
-
30
-
35
ns
Output Hold from Address Change tOH
5
-
5
-
5
-
ns
(2) WRITE CYCLE
PARAMETER
SYMBOL
UT621024(E)
-35
UT621024(E)
-55
UT621024(E)
-70
UNIT
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
Write Cycle Time
tWC
35
-
55
-
70
-
ns
Address Valid to End of Write
tAW
30
-
50
-
60
-
ns
Chip Enable to End of Write
tCW
30
-
50
-
60
-
ns
Address Set-up Time
tAS
0
-
0
-
0
-
ns
Write Pulse Width
tWP
25
-
40
-
45
-
ns
Write Recovery Time
tWR
0
-
0
-
0
-
ns
Data to Write Time Overlap
tDW
20
-
25
-
30
-
ns
Data Hold from End of Write-Time
tDH
0
-
0
-
0
-
ns
Output Active from End of Write
tOW*
5
-
5
-
5
-
ns
Write to Output in High-Z
tWHZ*
-
15
-
20
-
25
ns
*These parameters are guaranteed by device characterization, but not production tested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UT62256C(E) | ASYNCHRONOUS STATIC RAM- High Speed |
| UT69151XT5WCC | Interface IC |
| UT69151XT5WCX | AMD OPTERON DUAL CORE MODEL 1210 |
| UT69151XT5WMA | Interface IC |
| UT69151XT5WMC | Interface IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UT621024LC-35L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K X 8 BIT LOW POWER CMOS SRAM |
| UT621024LC-35LL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K X 8 BIT LOW POWER CMOS SRAM |
| UT621024LC-55L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K X 8 BIT LOW POWER CMOS SRAM |
| UT621024LC-55LL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K X 8 BIT LOW POWER CMOS SRAM |
| UT621024LC-70L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K X 8 BIT LOW POWER CMOS SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。