- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359314 > V23832-R321-M101 (INFINEON TECHNOLOGIES AG) PAROLI 2 Tx AC, 2.7 Gbit/s PDF資料下載
參數(shù)資料
| 型號： | V23832-R321-M101 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | PAROLI 2 Tx AC, 2.7 Gbit/s |
| 中文描述： | 帕羅利2個發(fā)送，交流2.7千兆/秒 |
| 文件頁數(shù)： | 9/30頁 |
| 文件大?。?/td> | 668K |
| 代理商： | V23832-R321-M101 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
V23832-T2431-M101
V23832-R421-M101
Description
Data Sheet
9
2003-11-19
Receiver V23832-R421-M101
The PAROLI receiver module converts parallel optical input signals into parallel electrical
output signals. The optical signals received are converted into voltage signals by PIN
diodes, trans impedance amplifiers, and gain amplifiers. There are two different modules
available, one for LVDS and one for CML output. This description only refers to a module
with LVDS output. A module description for Infineon’s adjustable CML output can be
provided separately.
The data rate is up to 2700 Mbit/s for each channel. The receiver module’s min. data rate
of 500 Mbit/s is specified for the CID
1)
worst case pattern (disparity 72) or any pattern
with a lower disparity.
Additional Signal Detect outputs (SD1 active high / –SD12 active low) show whether an
optical AC input signal is present at data input 1 and/or 12. The signal detect circuit can
be disabled with a logic low at ENSD. The disabled signal detect circuit will permanently
generate an active level at Signal Detect outputs, even if there is insufficient signal input.
This could be used for test purposes.
A logic low at LVDS Output Enable (OEN) sets all data outputs to logic low. SD outputs
will not be effected.
All non data signals have LVCMOS levels. Transmission delay of the PAROLI system is
at a maximum 1 ns for the transmitter, 1 ns for the receiver and approximately 5 ns per
meter for the fiber optic cable.
Figure 5
Receiver Block Diagram
1)
Consecutive Identical Digit (CID) immunity test pattern for STM-N signals,
ITU-T recommendation G.957 sec. II.
Pin
Diode
Array
LVDS
Output
Stage
12
12
Data Out
Data
Optical
Input
Electrical
Output
12
Gain
Amplifier
Signal
Detect
Circuit
12
Amplifier
Output Enable (OEN)
ENSD
SD1
SD12
File: 3333
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V23832-T2131-M101 | PAROLI 2 Tx AC, 2.7 Gbit/s |
| V23832-T2431-M101 | PAROLI 2 Tx AC, 1.25 Gbit/s |
| V23833-F0005-B101 | XFP850 nm Small Form Factor Module 10 Gigabit Pluggable Transceiver Compatible with XFP MSA Rev. 3.1 |
| V23833-F0005-B102 | XFP850 nm Small Form Factor Module 10 Gigabit Pluggable Transceiver Compatible with XFP MSA Rev. 3.1 |
| V23833-F9909-Z001 | 10 Gigabit XFP SerialHot-Pluggable Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V23832-R411-M101 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PAROLI 2 Tx AC, 1.25 Gbit/s |
| V23832-R421-M101 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PAROLI 2 Tx AC, 1.6 Gbit/s |
| V23832-R511-M101 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PAROLI 2 Tx AC, 1.6 Gbit/s |
| V23832-R521-M101 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PAROLI 2 Tx AC, 1.6 Gbit/s |
| V23832-T2131-M101 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PAROLI 2 Tx AC, 1.6 Gbit/s |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。