參數(shù)資料
型號: V53C16126H
廠商: Mosel Vitelic, Corp.
英文描述: 9S12C128 TSMC3 GENERAL
中文描述: 128K的高性能× 16位快速頁面模式的CMOS動態(tài)隨機存儲器
文件頁數(shù): 7/18頁
文件大?。?/td> 136K
代理商: V53C16126H
MOSEL V ITELIC
V53C16126H
7
V53C16126H Rev. 1.3 February 1998
Notes:
1. I
CC
is dependent on output loading when the device output is selected. Specified I
CC
(max.) is measured with the
output open.
2.
I
CC
is dependent upon the number of address transitions. Specified I
CC
(max.) is measured with a maximum of two
transitions per address cycle in Fast Page Mode.
3. Specified V
IL
(min.) is steady state operating. During transitions, V
IL
(min.) may undershoot to –1.0 V for a period
not to exceed 20 ns. All AC parameters are measured with V
IL
(min.)
V
SS
and V
IH
(max.)
V
CC
.
4. t
RCD
(max.) is specified for reference only. Operation within t
RCD
(max.) limits insures that t
RAC
(max.) and t
CAA
(max.) can be met. If t
RCD
is greater than the specified t
RCD
(max.), the access time is controlled by t
CAA
and t
CAC
.
5.
Either t
RRH
or t
RCH
must be satisified for a Read Cycle to occur.
6.
Measured with a load equivalent to one TTL input and 100 pF.
7.
Access time is determined by the longest of t
CAA
, t
CAC
and t
CAP
.
8.
Assumes that t
RAD
t
RAD
(max.). If t
RAD
is greater than t
RAD
(max.), t
RAC
will increase by the amount that t
RAD
ex-
ceeds t
RAD
(max.).
9.
Assumes that t
RCD
t
RCD
(max.). If t
RCD
is greater than t
RCD
(max.), t
RAC
will increase by the amount that t
RCD
ex-
ceeds t
RCD
(max.).
10.
Assumes that t
RAD
t
RAD
(max.).
11.
Operation within the t
RAD
(max.) limit ensures that t
RAC
(max.) can be met. t
RAD
(max.) is specified as a reference
point only. If t
RAD
is greater than the specified t
RAD
(max.) limit, the access time is controlled by t
CAA
and t
CAC
.
12.
t
WCS
, t
RWD
, t
AWD
and t
CWD
are not restrictive operating parameters.
13.
t
WCS
(min.) must be satisfied in an Early Write Cycle.
14.
t
DS
and t
DH
are referenced to the latter occurrence of CAS or WE.
15.
t
T
is measured between V
IH
(min.) and V
IL
(max.). AC-measurements assume t
T
= 3 ns.
16.
Assumes a three-state test load (5 pF and a 380 Ohm Thevenin equivalent).
17.
An initial 200
μ
s pause and 8 RAS-containing cycles are required when exiting an extended period of bias without
clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.
相關(guān)PDF資料
PDF描述
V53C16126HT40 DRAM|FAST PAGE|128KX16|CMOS|TSOP|44PIN|PLASTIC
V53C16126HT50 DRAM|FAST PAGE|128KX16|CMOS|TSOP|44PIN|PLASTIC
V53C16126HK35 DRAM|FAST PAGE|128KX16|CMOS|SOJ|40PIN|PLASTIC
V53C16126HK45 DRAM|FAST PAGE|128KX16|CMOS|SOJ|40PIN|PLASTIC
V53C16126HT30 DRAM|FAST PAGE|128KX16|CMOS|TSOP|44PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V53C16126HK30 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 Fast Page Mode DRAM
V53C16126HK35 制造商:MOSEL 制造商全稱:MOSEL 功能描述:DRAM|FAST PAGE|128KX16|CMOS|SOJ|40PIN|PLASTIC
V53C16126HK40 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 Fast Page Mode DRAM
V53C16126HK45 制造商:MOSEL 功能描述:*
V53C16126HK50 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 Fast Page Mode DRAM