- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359323 > V53C1664H (Mosel Vitelic, Corp.) HIGH PERFORMANCE 64K X 16 BIT FAST PAGE MODE DUAL CAS CMOS DYNAMIC RAM PDF資料下載
參數(shù)資料
| 型號： | V53C1664H |
| 廠商： | Mosel Vitelic, Corp. |
| 英文描述： | HIGH PERFORMANCE 64K X 16 BIT FAST PAGE MODE DUAL CAS CMOS DYNAMIC RAM |
| 中文描述： | 高性能64K的× 16位快速頁面模式的雙中科院的CMOS動態(tài)隨機(jī)存儲器 |
| 文件頁數(shù)： | 7/18頁 |
| 文件大?。?/td> | 153K |
| 代理商： | V53C1664H |
MOSEL V ITELIC
V53C1664H
7
V53C1664H Rev. 1.0 February 1998
2.
I
CC
is dependent upon the number of address transitions. Specified I
CC
(max.) is measured with a maximum of two
transitions per address cycle in Fast Page Mode.
3. Specified V
IL
(min.) is steady state operating. During transitions, V
IL
(min.) may undershoot to –1.0 V for a period
not to exceed 20 ns. All AC parameters are measured with V
IL
(min.)
≥
V
SS
and V
IH
(max.)
≤
V
CC
.
4. t
RCD
(max.) is specified for reference only. Operation within t
RCD
(max.) limits insures that t
RAC
(max.) and t
CAA
(max.) can be met. If t
RCD
is greater than the specified t
RCD
(max.), the access time is controlled by t
CAA
and t
CAC
.
5.
Either t
RRH
or t
RCH
must be satisified for a Read Cycle to occur.
6.
Measured with a load equivalent to one TTL input and 50 pF.
7.
Access time is determined by the longest of t
CAA
, t
CAC
and t
CAP
.
8.
Assumes that t
RAD
≤
t
RAD
(max.). If t
RAD
is greater than t
RAD
(max.), t
RAC
will increase by the amount that t
RAD
ex-
ceeds t
RAD
(max.).
9.
Assumes that t
RCD
≤
t
RCD
(max.). If t
RCD
is greater than t
RCD
(max.), t
RAC
will increase by the amount that t
RCD
ex-
ceeds t
RCD
(max.).
10.
Assumes that t
RAD
≥
t
RAD
(max.).
11.
Operation within the t
RAD
(max.) limit ensures that t
RAC
(max.) can be met. t
RAD
(max.) is specified as a reference
point only. If t
RAD
is greater than the specified t
RAD
(max.) limit, the access time is controlled by t
CAA
and t
CAC
.
12.
t
WCS
, t
RWD
, t
AWD
and t
CWD
are not restrictive operating parameters.
13.
t
WCS
(min.) must be satisfied in an Early Write Cycle.
14.
t
DS
and t
DH
are referenced to the latter occurrence of CAS or WE.
15.
t
T
is measured between V
IH
(min.) and V
IL
(max.). AC-measurements assume t
T
= 3 ns.
16.
Assumes a three-state test load (5 pF and a 380 Ohm Thevenin equivalent).
17.
An initial 200
μ
s pause and 8 RAS-containing cycles are required when exiting an extended period of bias without
clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V53C1668H | High Performance 64K X 16 Bit EDO Page Mode Dual CAS CMOS Dynamic RAM(高性能64Kx16EDO頁面模式雙CAS輸入CMOS動態(tài)RAM) |
| V53C316405AK50 | DRAM|EDO|4MX4|CMOS|SOJ|26PIN|PLASTIC |
| V53C316405AK60 | DRAM|EDO|4MX4|CMOS|SOJ|26PIN|PLASTIC |
| V53C316405AT50 | DRAM|EDO|4MX4|CMOS|TSOP|26PIN|PLASTIC |
| V53C316405AT60 | DRAM|EDO|4MX4|CMOS|TSOP|26PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V53C256AJ80 | 制造商:Mosel Vitelic Corporation 功能描述:256K X 1 FAST PAGE DRAM, 80 ns, PQCC18 |
| V53C256P80L | 制造商:Misc 功能描述: |
| V53C261Z10 | 制造商:VITELIC 功能描述: |
| V53C464AP70 | 制造商:VITELIC 功能描述: |
| V53C466P10L | 制造商:VARO 功能描述:Dynamic RAM, Static Column, 64K x 4, 18 Pin, Plastic, DIP 制造商:VITELIC 功能描述:Dynamic RAM, Static Column, 64K x 4, 18 Pin, Plastic, DIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。