參數(shù)資料
型號(hào): V53C316405AT50
廠商: Mosel Vitelic, Corp.
英文描述: DRAM|EDO|4MX4|CMOS|TSOP|26PIN|PLASTIC
中文描述: 內(nèi)存| EDO公司| 4MX4 |的CMOS |的TSOP | 26PIN |塑料
文件頁數(shù): 22/24頁
文件大?。?/td> 171K
代理商: V53C316405AT50
22
V53C316405A Rev. 1.2 March 1998
MOSEL V ITELIC
V53C316405A
Block Diagram in Test Mode
Normal
Test
Vcc
Vss
I/O 3
Normal
Test
Vcc
Vss
I/O 2
Normal
Test
Vcc
Vss
I/O 1
1 M Block
1 M Block
1 M Block
1 M Block
1 M Block
1 M Block
1 M Block
1 M Block
1 M Block
1 M Block
1 M Block
1 M Block
1 M Block
1 M Block
1 M Block
1 M Block
I/O 4
I/O 3
I/O 2
I/O 1
Normal
Test
Normal
Normal
Normal
Test
Test
Test
A0C,A1C
A0C,A1C
A0C,A1C
A0C,A1C
A0C,A1C
A0C,A1C
A0C,A1C
A0C,A1C
Normal
Test
Vcc
Vss
I/O 4
Test Mode
As the V53C316405A is organized internally as
4M x 4-bits, a test mode cycle using 4:1 compression
can be used to improve test time. Note that in the 4M
x 4 version the test time is reduced by 1/4 for a N test
pattern.
In a test mode “write” the data from each I/O pin is
written into four 1M blocks simultaneously (all “1” s
or all “0” s). In test mode “read” each I/O output is
used for indicating the test mode result. If the internal
four bits are equal, the I/O would indicate a “1”. If
they were not equal, the I/O would indicate a “0”. The
WCBR cycle (WE, CAS before RAS) puts the device
into test mode. To exit from test mode, a “CAS be-
fore RAS refresh”, “RAS only refresh” or “Hidden re-
fresh” can be used.Refresh during test mode
operation can be performed by normal read cycles or
by WCBR refresh cycles.
Row addresses A0 through A11 have to kept high
to perform a testmode entry cycle. All other address-
es are don’t care.
相關(guān)PDF資料
PDF描述
V53C316405AT60 DRAM|EDO|4MX4|CMOS|TSOP|26PIN|PLASTIC
V53C316405A 3.3 VOLT 4M x 4 EDO PAGE MODE CMOS DYNAMIC RAM
V53C316405A50 G Force Switch; Contact Current Max:10uA; Contact Resistance Max:50ohm; Circuitry:SPST-NO; Supply Voltage:3.2VDC RoHS Compliant: Yes
V53C316405A60 Mercury Displacement Relay; Coil Voltage AC Max:120V; Contacts:DPDT-2NO; Relay Mounting:Panel; Contact Rating:35A at 120/240V; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Relay Terminals:Screw RoHS Compliant: No
V53C317405AK60 DRAM|EDO|4MX4|CMOS|SOJ|26PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V53C464AP70 制造商:VITELIC 功能描述:
V53C466P10L 制造商:VARO 功能描述:Dynamic RAM, Static Column, 64K x 4, 18 Pin, Plastic, DIP 制造商:VITELIC 功能描述:Dynamic RAM, Static Column, 64K x 4, 18 Pin, Plastic, DIP
V53C511816500K60 制造商:MOSEL 功能描述:* 制造商:Mosel Vitelic Corporation 功能描述:1M X 16 EDO DRAM, 60 ns, PDSO42
V53C664K80L 制造商:Mosel Vitelic Corporation 功能描述:64K X 16 FAST PAGE DRAM, 80 ns, PDSO40
V53C8256HP45 制造商:Mosel Vitelic Corporation 功能描述: