- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359323 > V53C318165A (Mosel Vitelic, Corp.) Mercury Displacement Relay; Coil Voltage DC Max:24V; Mounting Type:Panel; Contacts:3PST-3NO; Relay Mounting:Panel; Contact Rating:35A; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Relay Terminals:Screw RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號(hào)： | V53C318165A |
| 廠商： | Mosel Vitelic, Corp. |
| 英文描述： | Mercury Displacement Relay; Coil Voltage DC Max:24V; Mounting Type:Panel; Contacts:3PST-3NO; Relay Mounting:Panel; Contact Rating:35A; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Relay Terminals:Screw RoHS Compliant: No |
| 中文描述： | 3.3伏100萬× 16 EDO公司頁面模式的CMOS動(dòng)態(tài)隨機(jī)存儲(chǔ)器 |
| 文件頁數(shù)： | 7/18頁 |
| 文件大小： | 266K |
| 代理商： | V53C318165A |
7
V53C318165A Rev. 1.0 January 1998
MOSEL VITELIC
V53C318165A
Notes:
1. All voltage are referenced to V
SS
.
2.
I
CC1
, I
CC3
, I
CC4
, and I
CC7
depend on cycle rate.
3.
I
CC1
and I
CC4
depend on output loading. Specified values are measured with the output open.
4.
Address can be changed once or less while RAS = V
IL
. In the case of I
CC4
it can be changed once or less during an
EDO cycle (t
HPC
).
5.
An initial pause of 200
μ
s is required after power-up followed by 8 RAS cycles of which at least one cycle has to be
a refresh cycle, before proper device operation is achieved. In case of using internal refresh counter, a minimum of
8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
6.
V
IH
(min.) and V
IL
(max.) are reference levels for measuring timing of input signals. Transition times are also mea-
sured between V
IH
and V
IL
.
7.
Measured with a load equivalent to 2 TTL gates and 50 pF (V
OL
= 0.8V and V
OH
= 2.0V).
8.
t
OFF
(max.) and t
OEZ
(max.) define the time at which the outputs acheive the open-circuit condition and are not ref-
erenced to output voltage levels.
9.
Either t
RCH
or t
RRH
must be satisfied for a read cycle.
10.
These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in
read-write cycles.
11.
t
WCS
, t
RWD
, t
CWD
, t
AWD
and t
CPWD
are not restrictive operating parameters. They are included in the data sheet as
electrical characteristics only. If t
WCS
> t
WCS
(min.), the cycle is an early write cycle and the I/O pin will remain open-
circuit (high impedance) through the entire cycle; if t
RWD
> t
RWD
(min.), t
CWD
> t
CWD
(min.), t
AWD
> t
AWD
(min.), and
t
CPWD
> t
CPWD
(min.), the cycle is a read-write cycle and I/O pins will contain data read from the selected cells. If
neither of the above sets of conditions is satisfied, the condition of the I/O pins (at access time) is indeterminate.
12.
Operation within the t
RCD
(max.) limit ensures that t
RAC
(max.) can be met. t
RCD
(max.) is specified as a reference
point only: if t
RCD
is greater than the specified t
RCD
(max.) limit, then access time is controlled by t
CAC
.
13.
Operation within the t
RAD
(max) limit ensures that t
RAC
(max.) can be met. t
RAD
(max.) is specified as a reference
point only: if t
RAD
is greater than the specified t
RAD
(max.) limit, then access time is controlled by t
CAA
.
14.
AC measurements assume t
T
= 2 ns.
15.
Either t
DZC
or t
DEO
must be satisfied.
16.
Either t
CDD
or t
ODD
must be satisfied.
17.
When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM oper-
ation:
If row addresses are being refreshed on an evenly distributed manner over the refresh interval using CBR refresh
cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh.
If row addresses are being refreshed in any other manner (ROR – Distributed/Burst; or CBR – Burst) over the refresh
interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit
from Self Refresh.
18.
t
OFF
is referenced from the rising edge of RAS or CAS, whichever occurs last.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V53C318165A50 | 3.3 VOLT 1M X 16 EDO PAGE MODE CMOS DYNAMIC RAM |
| V53C318165A60 | 3.3 VOLT 1M X 16 EDO PAGE MODE CMOS DYNAMIC RAM |
| V53C318165A70 | 3.3 VOLT 1M X 16 EDO PAGE MODE CMOS DYNAMIC RAM |
| V53C364165A | 3.3 Volt 4M X 16 EDO Page Mode CMOS Dynamic RAM(3.3V 4Mx16 EDO頁面模式CMOS動(dòng)態(tài)RAM) |
| V53C364405A | 3.3 Volt 16M X 4 EDO Page Mode CMOS Dynamic RAM(3.3V 16Mx4 EDO頁面模式CMOS動(dòng)態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V53C464AP70 | 制造商:VITELIC 功能描述: |
| V53C466P10L | 制造商:VARO 功能描述:Dynamic RAM, Static Column, 64K x 4, 18 Pin, Plastic, DIP 制造商:VITELIC 功能描述:Dynamic RAM, Static Column, 64K x 4, 18 Pin, Plastic, DIP |
| V53C511816500K60 | 制造商:MOSEL 功能描述:* 制造商:Mosel Vitelic Corporation 功能描述:1M X 16 EDO DRAM, 60 ns, PDSO42 |
| V53C664K80L | 制造商:Mosel Vitelic Corporation 功能描述:64K X 16 FAST PAGE DRAM, 80 ns, PDSO40 |
| V53C8256HP45 | 制造商:Mosel Vitelic Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。