參數(shù)資料
型號: VCH2373APWDH
廠商: NXP SEMICONDUCTORS
元件分類: 通用總線功能
英文描述: Octal D-type transparent latch with 5-volt tolerant inputs/outputs; damping resistor 3-State
中文描述: LVC/LCX/Z SERIES, OCTAL 1-BIT DRIVER, TRUE OUTPUT, PDSO20
封裝: 4.40 MM, PLASTIC, SOT-360-1, TSSOP-20
文件頁數(shù): 2/12頁
文件大?。?/td> 117K
代理商: VCH2373APWDH
Philips Semiconductors
Product specification
74LVC2373A
74LVCH2373A
Octal D-type transparent latch with 5-volt tolerant
inputs/outputs; damping resistor (3-State)
2
1997 Mar 12
853–1940 17843
FEATURES
5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
Supply voltage range of 2.7V to 3.6V
Complies with JEDEC standard no. 8-1A
CMOS low power consumption
Direct interface with TTL levels
High impedance when V
CC
= 0V
Bushold on all data inputs (74LVCH2373A only)
Integrated 30 damping resistor
DESCRIPTION
The 74LVC2373A/74LVCH2373A is a high performance, low-power,
low-voltage Si-gate CMOS device and superior to most advanced
CMOS compatible TTL families. Inputs can be driven from either
3.3V or 5V devices. This feature allows the use of these devices as
translators in a mixed 3.3V/5V environment.
The 74LVC2373A/74LVCH2373A is an octal D-type transparent
latch featuring separate D-type inputs for each latch and 3-State
outputs for bus oriented applications. A latch enable (LE) input and
an output enable (OE) input are common to all internal latches.
The ‘2373’ consists of eight D-type transparent latches with 3-State
true outputs. When LE is HIGH, data at the Dn inputs enters the
latches. In this condition the latches are transparent, i.e., a latch
output will change each time its corresponding D-input changes.
When LE is LOW the latches store the information that was present
at the D-inputs a set-up time preceding the HIGH-to-LOW transition
of LE. When OE is LOW, the contents of the eight latches are
available at the outputs. When OE is HIGH, the outputs go to the
high impedance OFF-state. Operation of the OE input does not
affect the state of the latches.
QUICK REFERENCE DATA
GND = 0V; T
amb
= 25
°
C; t
r
= t
f
SYMBOL
2.5 ns
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
Propagation delay
Dn to Qn
LE to Qn
C
L
= 50pF
V
CC
= 3.3V
4.4
5.0
ns
C
I
C
PD
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W)
P
D
= C
PD
×
V
CC2
×
f
i
Σ
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
Σ
(C
L
×
V
CC2
×
f
o
) = sum of the outputs.
2. The condition is V
I
= GND to V
CC.
Input capacitance
5.0
pF
Power dissipation capacitance per latch
Notes 1, 2
20
pF
ORDERING AND PACKAGE INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH
AMERICA
NORTH AMERICA
PKG. DWG. #
20-Pin Plastic SO
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
74LVC2373A D
74LVC2373A D
SOT163-1
20-Pin Plastic SSOP Type II
74LVC2373A DB
74LVC2373A DB
SOT339-1
20-Pin Plastic TSSOP Type I
74LVC2373A PW
LVC2373APW DH
SOT360-1
20-Pin Plastic SO
74LVCH2373A D
74LVCH2373A D
SOT163-1
20-Pin Plastic SSOP Type II
74LVCH2373A DB
7LVCH2373A DB
SOT339-1
20-Pin Plastic TSSOP Type I
74LVCH2373A PW
VCH2373APW DH
SOT360-1
相關(guān)PDF資料
PDF描述
VCK8-240V KABEL HEIZ 2ADRIG 1.3QMM
VCM1152 HOUSING CCTV CAMERA
VCM8637 CAMERA 4MM LENS
VSS4460 MONITOR SLAVE
VSS2905 ACTION BOX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VCH4 制造商:AVX 制造商全稱:AVX Corporation 功能描述:AntennaGuard/SPV AVX Multilayer Ceramic Transient Voltage Suppressors ESD Protection for any Circuit Sensitive to Capacitance
VCH4AG100R4MATWA 制造商:AVX Corporation 功能描述:
VCH4AG100R8MA 制造商:AVX 制造商全稱:AVX Corporation 功能描述:AVX Multilayer Ceramic Transient Voltage Suppressors
VCH4AG100R8MATWA 功能描述:壓敏電阻 10volts 20% AntennaGuard 0.8pF RoHS:否 制造商:EPCOS 產(chǎn)品:MLV 電壓額定值 DC:22 V 電壓額定值 AC:17 V 鉗位電壓:50 V 直徑: 峰值浪涌電流:30 A 浪涌能量額定值:75 mJ 電容:74.2 pF 工作溫度范圍:- 55 C to + 125 C 安裝:SMD/SMT 封裝:Reel
VCH4AG150R4MA 制造商:AVX 制造商全稱:AVX Corporation 功能描述:AVX Multilayer Ceramic Transient Voltage Suppressors