9/34
VN820 / VN820SO / VN820SP / VN820-B5 / VN820PT
1
GND
REVERSE BATTERY
Solution 1: Resistor in the ground line (R
GND
only). This
can be used with any type of load.
The following is an indication on how to dimension the
R
GND
resistor.
1) R
GND
≤
600mV / (I
S(on)max
).
2) R
GND
≥ (
V
CC
) / (-I
GND
)
where -I
is the DC reverse ground pin current and can
be found in the absolute maximum rating section of the of
the device’s datasheet.
Power Dissipation in R
GND
(when V
CC
<0: during reverse
battery situations) is:
P
D
= (-V
CC
)
2
/R
GND
This resistor can be shared amongst several different
HSD. Please note that the value of this resistor should be
calculated with formula (1) where I
becomes the
sum of the maximum on-state currents of the different
devices.
Please note that if the microprocessor ground is not
common with the device ground then the R
will
produce a shift (I
* R
) in the input thresholds
and the status output values. This shift will vary
depending on many devices are ON in the case of several
high side drivers sharing the same R
GND
.
If the calculated power dissipation leads to a large resistor
or several devices have to share the same resistor then
the ST suggest to utilize Solution 2 (see below).
Solution 2: A diode (D
GND
) in the ground line.
A resistor (R
=1k
)
should be inserted in parallel to
D
GND
if the device will be driving an inductive load.
PROTECTION
NETWORK
AGAINST
This small signal diode can be safely shared amongst
several different HSD. Also in this case, the presence of
the ground network will produce a shift (
j
600mV) in the
input threshold and the status output values if the
microprocessor ground is not common with the device
ground. This shift will not vary if more than one HSD
shares the same diode/resistor network.
LOAD DUMP PROTECTION
D
is necessary (Voltage Transient Suppressor) if the
load dump peak voltage exceeds V
max DC rating. The
same applies if the device will be subject to transients on
the V
line that are greater than the ones shown in the
ISO T/R 7637/1 table.
μ
C I/Os PROTECTION:
If a ground protection network is used and negative
transient are present on the V
line, the control pins will
be pulled negative. ST suggests to insert a resistor (R
prot
)
in line to prevent the
μ
C I/Os pins to latch-up.
The value of these resistors is a compromise between the
leakage current of
μ
C and the current required by the
HSD I/Os (Input levels compatibility) with the latch-up limit
of
μ
C I/Os.
-V
CCpeak
/I
latchup
≤
R
prot
≤
(V
OH
μ
C
-V
IH
-V
GND
) / I
IHmax
Calculation example:
For V
CCpeak
= - 100V and I
latchup
≥
20mA; V
OH
μ
C
≥
4.5V
5k
≤
R
prot
≤
65k
.
Recommended R
prot
value is 10k
.
APPLICATION SCHEMATIC
V
CC
GND
OUTPUT
D
GND
R
GND
D
ld
μ
C
+5V
R
prot
V
GND
STATUS
INPUT
+5V
R
prot