- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359411 > VP5513 (Zarlink Semiconductor Inc.) NTSC/PAL Digital Video Encoder PDF資料下載
參數(shù)資料
| 型號(hào)： | VP5513 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | NTSC/PAL Digital Video Encoder |
| 中文描述： | NTSC / PAL數(shù)字視頻編碼器 |
| 文件頁(yè)數(shù)： | 5/19頁(yè) |
| 文件大?。?/td> | 276K |
| 代理商： | VP5513 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
VP5313/VP5513
4
Pin Name
PD0-7
Pin No.
2-4,
38-42
Description
8 Bit Pixel Data inputs clocked by PXCK. PD0 is the least significant bit. These pins are
internally pulled low.
27MHz Pixel Clock input. The VP5313/VP5513 internally divides PXCK by two to provide the
pixel clock.
Slave address select.
Standard I
2
C bus serial clock input.
Standard I
2
C bus serial data input/output.
Field Counter output in master sync mode.
Reference square wave input used only during Genlock mode.
Subcarrier sync input, (synchronises phase quadrant in 4xfsc genlock mode), see fig 6.
PAL IDENT input, controls swinging colour burst phase in PAL genlock mode.
Composite sync pulse output. This is an active low output signal.
The CLAMP output signal is synchronised to COMPSYNC output and indicates the position of
the BURST pulse, (lines 10-263 and 273-525 for NTSC; lines 6-310 and 319-623 for PAL-
B,D,G,I,N(Argentina)).
Teletext Data Request output, requests next line of teletext data.
Teletext Data input.
Horizontal Sync, output in master mode, input in slave mode
Vertical Sync, output in master mode, input in slave mode
Master reset. This is an asynchronous, active low, input signal and must be asserted for a
minimum 200ns in order to reset the VP5313/VP5513.
Voltage reference output. This output is nominally 1·0V and should be decoupled with a
100nF capacitor to GND.
DAC full scale current control. A resistor connected between this pin and GND sets the
magnitude of the video output current. An internal loop amplifier controls a reference current
flowing through this resistor so that the voltage across it is equal to the Vref voltage. This
reference current has a weighting equal to 20.8 LSB’s.
DAC compensation. A 100nF ceramic capacitor must be connected to AVDD.
Composite video output. These are high impedance current source outputs. A DC path to
GND must exist from each of these pins.
Blue or composite DAC output. Output type as CVBS1.
Green or luminance DAC output. Output type as CVBS1.
Red or chrominance DAC output. Output type as CVBS1.
Positive supply input. All VDD pins must be connected.
Analog positive supply input. All AVDD pins must be connected.
Negative supply input. All GND pins must be connected.
Analog negative supply input. All AGND pins must be connected.
PXCK
44
SA
SCL
SDA
FC0-2
REFSQ
SCSYNC
PALID
COMPSYNC
CLAMP
18
23
24
12-14
9
8
7
6
5
TTXREQ
TTXDATA
HSYNC
VSYNC
RESET
17
19
15
16
22
VREF
33
RREF
34
DACCOMP
CVBS1
25
32
BLUE/CVBS2
GREEN/Y
RED/C
VDD
AVDD
GND
AGND
31
27
26
1, 11, 20
37,28,30
10,21,43
36,29,35
PIN DESCRIPTIONS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VP5513A1N | NTSC/PAL Digital Video Encoder |
| VP551DCGGP1R | Color Encoder Circuit |
| VP5313CGGP1N | Color Encoder Circuit |
| VP5511ACGGP1R | Color Encoder Circuit |
| VP5513CGGP1N | Color Encoder Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VP5513A/CG/GP1N | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: |
| VP5513A1N | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:NTSC/PAL Digital Video Encoder |
| VP5513ACGGP1N | 制造商:MITEL 制造商全稱(chēng):Mitel Networks Corporation 功能描述:NTSC/PAL Digital Video Encoder |
| VP5513CG1N | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:NTSC/PAL Digital Video Encoder |
| VP5513CGGP1N | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Color Encoder Circuit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。