![](http://datasheet.mmic.net.cn/220000/VR4102_datasheet_15512324/VR4102_22.png)
22
LIST OF FIGURES (3/4)
Fig. No.
Title
Page
8-7
8-8
8-9
8-10
8-11
8-12
8-13
8-14
8-15
8-16
8-17
8-18
8-19
8-20
8-21
8-22
Instruction Cache State Diagram...........................................................................................................
Data flow on Instruction Fetch ...............................................................................................................
Data Integrity on Load Operations.........................................................................................................
Data Integrity on Store Operations ........................................................................................................
Data Integrity on Index_Invalidate Operations.......................................................................................
Data Integrity on Index_Writeback_Invalidate Operations.....................................................................
Data Integrity on Index_Load_Tag Operations......................................................................................
Data Integrity on Index_Store_Tag Operations .....................................................................................
Data Integrity on Create_Dirty Operations.............................................................................................
Data Integrity on Hit_Invalidate Operations...........................................................................................
Data Integrity on Hit_Writeback_Invalidate Operations.........................................................................
Data Integrity on Fill Operations ............................................................................................................
Data Integrity on Hit_Writeback Operations...........................................................................................
Data Integrity on Writeback Flow...........................................................................................................
Data Integrity on Refill Flow...................................................................................................................
Data Integrity on Writeback & Refill Flow...............................................................................................
219
220
221
222
223
223
224
224
225
225
226
226
227
228
228
229
9-1
9-2
9-3
Non-maskable Interrupt Signal ..............................................................................................................
Hardware Interrupt Signals....................................................................................................................
Masking of the CPU Core Interrupts......................................................................................................
231
233
234
10-1
10-2
10-3
10-4
10-5
10-6
10-7
10-8
10-9
10-10
10-11
10-12
10-13
10-14
10-15
10-16
10-17
10-18
10-19
10-20
10-21
10-22
10-23
ROM 4-byte Read, 16-bit Mode (WROMA[2:0] = 110)...........................................................................
ROM 4-byte Read, 32-bit Mode (WROMA[2:0] = 110)...........................................................................
PageROM 4-word Read, 16-bit Mode (WROMA[2:0] = 111, WPROM[1:0] = 10)..................................
PageROM 4-word Read, 32-bit Mode (WROMA[2:0] = 111, WPROM[1:0] = 10)..................................
Flash Memory Mode, 2-byte Access......................................................................................................
1-byte Access to Even Address Using 16-bit Bus (WISAA[2:0] = 101)..................................................
2-byte Access when Sampling IOCHRDY at High Level Using 16-bit Bus (WISAA[2:0] = 101)............
1-byte Access to Odd Address Using 16-bit Bus (WISAA[2:0] = 101)...................................................
1-byte Access to Odd Address Using 8-bit Bus (WISAA[2:0] = 101).....................................................
2-byte Access when Sampling ZWS# at Low Level on 16-bit Bus (WISAA[2:0] = 101) ........................
2-byte Access when Sampling ZWS# at Low Level on 8-bit Bus (WISAA[2:0] = 101) ..........................
2-byte Access on 16-bit Bus (WLCD/M[2:0] = 101)...............................................................................
1-byte Access on 8-bit Bus (WLCD/M[2:0] = 101).................................................................................
2-byte Access When Sampling ZWS# at Low Level on 16-bit Bus (WLCD/M[2:0] = 101).....................
1-byte Access When Sampling ZWS# at Low Level on 8-bit Bus (WLCD/M[2:0] = 101).......................
2-byte Access to LCD Controller (WLCD/M[2:0] = 010).........................................................................
2-byte Access to LCD Controller (WLCD/M[2:0] = 011).........................................................................
4-byte Access to DRAM (16-bit Mode) ..................................................................................................
8-byte Access to DRAM (32-bit Mode) ..................................................................................................
Byte Read of Odd Address in DRAM (16-bit Mode)...............................................................................
Byte Read of Even Address in DRAM (16-bit Mode).............................................................................
Byte Write to Odd Address in DRAM (16-bit Mode)...............................................................................
Byte Write to Even Address in DRAM (16-bit Mode) .............................................................................
253
253
254
255
255
256
257
258
258
259
260
261
261
262
262
263
263
264
264
265
265
266
266