參數(shù)資料
型號(hào): VSC8062FC
廠商: Vitesse Semiconductor Corporation.
英文描述: 2.5Gb/s 16-Bit Multiplexer/Demultiplexer Chipset
中文描述: 容量高達(dá)2.5GB / s的16位復(fù)用器/解復(fù)用器芯片組
文件頁(yè)數(shù): 8/20頁(yè)
文件大?。?/td> 684K
代理商: VSC8062FC
VITESSE
Data Sheet
VSC8061/VSC8062
2.5Gb/s 16-Bit
Multiplexer/Demultiplexer Chipset
Page 8
G52069-0, Rev 4.3
05/11/01
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano Camarillo, CA 93012
Tel: (800) VITESSE FAX: (805) 987-5896 Email: prodinfo@vitesse.com
Internet: www.vitesse.com
Coupling for Inputs
Figure 7: AC-Coupling for DCLK, DCLKN Inputs
DCLK, DCLKN Inputs
Internal biasing will position the reference voltage of approximately -1.32V on both the true and comple-
ment inputs. This input can either be DC-coupled or AC-coupled; it can also be driven single-ended or differen-
tially. Figure 7 shows the configuration for a single-ended, AC-coupling operation. In the case of direct
coupling and single-ended input, it is recommended that a stable V
REF
for ECL levels be used for the comple-
mentary input.
High-Speed Clock and Serial Data Inputs
It is recommended that all high-speed clock and serial data inputs (CLK/CLKN for the VSC8061; DI/DIN
and CLK/CLKN for the VSC8062) be AC-coupled. Figure 8 shows the configuration for a single-ended AC-
coupling operation.
In most situations, these inputs will have high transition density and little DC offset. However, in cases
where this does not hold, direct DC connection is possible. The following is to assist in this application.
All serial data and clock inputs have the same circuit topology, as shown in Figure 8. The reference voltage
is created by a resistor divider as shown. If the input signal is driven differentially and DC-coupled to the part,
the mid-point of the input signal swing should be centered about this reference voltage and not exceed the max-
imum allowable amplitude. For single-ended, DC-coupling operations, it is recommended the user provide an
external reference voltage which has better temperature and power supply noise rejection than the on-chip resis-
tor divider. The external reference should have a nominal value as indicated in the table and can be connected to
either side of the differential gate.
V
TT
DCLK
DCLKN
V
CC
= GND
V
TT
= -2V
-1.32V
-1.32V
R
| |
= 1k
C
IN
C
SE
V
TT
Chip Boundary
C
IN
typ = 0.1
μ
F
C
SE
typ = 0.1
μ
F for single-ended applications
(Capacitor values are selected for DCLK = 155Mb/s.)
Z
O
R
T
= Z
O
相關(guān)PDF資料
PDF描述
VSC8062FI 2.5Gb/s 16-Bit Multiplexer/Demultiplexer Chipset
VSC8062QH 2.5Gb/s 16-Bit Multiplexer/Demultiplexer Chipset
VSC8111QB ATM/SONET Transceiver
VSC8110QB ATM/SONET Transceiver
VSC8110QB1 Telecommunication IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VSC8062FI 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:2.5Gb/s 16-Bit Multiplexer/Demultiplexer Chipset
VSC8062QH 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:2.5Gb/s 16-Bit Multiplexer/Demultiplexer Chipset
VSC8071 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
VSC8071BA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic
VSC8071BAL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic