- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359439 > VT82C42 (Electronic Theatre Controls, Inc.) VT82C42 Keyboard Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | VT82C42 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | VT82C42 Keyboard Controller |
| 中文描述： | VT82C42鍵盤控制器 |
| 文件頁(yè)數(shù)： | 8/13頁(yè) |
| 文件大?。?/td> | 61K |
| 代理商： | VT82C42 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
VIA Technologies, Inc.
VT82C42
-6-
6. VT82C42 Signal Description
Table 4. Signal Description for VT82C42
Symbol
D
0
-D
7
(BUS)
P
10
-P
13
40-Pin
12-19
44-Pin
14-20
Type
I/O
Name and Function
Act as data input or data output.
27-30
30-33
I/O
Pullup open drain port. Writing a '1' to these ports tri-states the
ports. Act as input 'high' simultaneously if no outside 'low'
connection. Writing a '0' to these ports results in generating a low
on the port.
Output Port 20 - Output Port 23
Output Port 24 - Output Port 27
Pullup open drain port. Writing a '1' to these ports tri-states the
ports. Act as input 'high' simultaneously if no outside 'low'
connection. Writing a '0' to these ports results in generating a low
on the port.
Input port 16, Input port 17
Act as a write signal.
Act as a read signal.
Chip select of this chip.
Command/Data select when RD# or WR# is active.
P
20
-P
27
21-24
35-38
31, 32
24-27
39-42
35, 36
O
P
14
-P
15
I/O
P
16
-P
17
WR#
RD#
CS#
A
0
33, 34
10
8
6
9
37, 38
11
9
7
10
I
I
I
I
I
TEST 0,
TEST 1
1
39
2
43
I
Act as Keyboard clock input in both AT mode & PS2 mode
Act as Keyboard Data input in AT mode. Act as Mouse Clock
input in PS2 mode.
Act as clock input to the chips. Can be connected to LC circuit or
a single clock source (X2).
Tie to VCC
XTAL 1,
XTAL 2
TH_SS
TH_PROG
TH_SSPP
TL_EA
SYNC
NC
2
3
5
25
26
7
11
3
4
6
28
29
8
12
I
I
I
Tie to ground.
Internal state synchronous output.
No connection.
O
I
1, 13, 23,
34
5
44
RESET#
V
CC
4
I
A low in this pin reset the chip to a known state.
Power supply of 4.5 to 5.5v.
40
GND
20
22
Ground.
1. Description for Table 4
RESET# is active low and is only an input pin. VT82C42 requires 10 clocks before RESET# goes to high to
have the chip go to a known state.
Pins WR#, RD#, CS# and A
o
are all input only pins and must activate for at least one clock cycle width to be
recognised by the VT82C42.
D
0
-d
7
are two-way pins, each having 4mA TTL compatible output driving. When D
0
-D
7
is provided by the
host, write cycle data should cover all the WR# CS# A
0
command width. When the D
0
-D
7
is provided by the
VT82C42, the D
0
-D
7
is available as long as the RD#=0 CS#=0 command is asserted and is held one clock
cycle after the command is deasserted.
TEST0,TEST1 are input only pins. TEST0 is expected to connect to KBCLK no matter what mode the
VT82C42 is in. TEST1 is expected to connect to KBDATA when in AT-mode, and is expected to connect to
MSCLK when in PS/2 mode. They have a 50K ohm pull up internally.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VT82C586A | PIC Integrated Peripheral Controller |
| VT82C586B | PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C686A | PCI SUPER-I/O INTEGRATED PERIPHERAL CONTROLLER |
| vt82c693 | APOLLO PRO-PLUS |
| VT8371 | KX133 ATHLON NORTH BRIDGE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VT82C586A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PIC Integrated Peripheral Controller |
| VT82C586B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C596 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C596A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C596B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI INTEGRATED PERIPHERAL CONTROLLER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。