
W33D0001 SERIES
- 6 -
FUNCTIONAL DESCRIPTION
1. Operating Mode
The W33D0001 provides three operating modes: Normal mode, Clock mode, and Timer mode.
Only the normal mode and clock mode can be programmed by the
P. The address data
corresponding to the mode is shown in Figure 1.
In Figure 1 the address 0
127 range works as a working-loop. This means that the programmed
address located in the 0-127 range will return to zero when the 127 address location is exceeded. The
128
255 range has the same function as the 0127 range.
Data in the 0
127 range are known as normal mode data. Data in the 192227 range are known as
clock mode data, and data in the 248
255 are known as function control bits.
The following description shows the control functions, including the 8 control bits (248
255), the
transceiver function controlled by a
P in normal mode (0127), and clock mode (192227).
1.1 The Function Control Bits
BIT
FUNCTION
0
127
These addresses are for normal mode data display. This section functions as a
working-loop. When you program data over address 127, the data will automatically
start from the 0 address again.
128
191,
228
247
Reserved section area.
192
227
Clock data area.
248
Waveform Disable bit
0: Disable the waveform output from the WFG pin and keep the output to high.
(Default value)
1: Enable the waveform output from the WFG pin.
249, 250
Determine which waveform will be generated on the WFG pin.
The waveform can be determined by the following table:
249
250
Divid Time
00
01
1
0
1
1S (default)
1/2
1/16
1/256
251
LCD panel ON/OFF control bit.
(This bit will not affect the normal data in the chip, it just affects the LCD panel)
0: LCD panel light on. (Default value)
1: LCD panel light off.