- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄203626 > W3EG2128M72AFSR262AD3M (WHITE ELECTRONIC DESIGNS CORP) 256M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 PDF資料下載
參數(shù)資料
| 型號(hào)： | W3EG2128M72AFSR262AD3M |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 256M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| 封裝： | DIMM-184 |
| 文件頁(yè)數(shù)： | 9/13頁(yè) |
| 文件大?。?/td> | 272K |
| 代理商： | W3EG2128M72AFSR262AD3M |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
W3EG2128M72AFSR-D3
-AD3
5
White Electronic Designs
January 2006
Rev. 3
FINAL
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
ICC SPECIFICATIONS AND TEST CONDITIONS
Recommended operating conditions, 0°C
≤ TA ≤ +70°C, VCCQ = 2.5V ± 0.2V, VCC = 2.5V ± 0.2V.
Includes DDR SDRAM components only
Parameter
Symbol
Rank 1
Conditions
DDR400@CL=3
Max
DDR333@CL=2.5
Max
DDR266@CL=2,
2.5
Max
Units
Rank 2
Standby
State
Operating Current
ICC0
One device bank; Active - Precharge; tRC = tRC (MIN);
tCK = tCK (MIN); DQ,DM and DQS inputs changing
once per clock cycle; Address and control inputs
changing once every two cycles.
3870
2780
2790
mA
ICC3N
Operating Current
ICC1
One device bank; Active-Read-Precharge Burst = 2;
tRC = tRC (MIN); tCK = tCK (MIN); lOUT = 0mA; Address
and control inputs changing once per clock cycle.
4410
3780
mA
ICC3N
Precharge Power-
Down Standby
Current
ICC2P
All device banks idle; Power-down mode; tCK = tCK
(MIN); CKE = (low)
180
rnA
ICC2P
Idle Standby
Current
ICC2F
CS# = High; All device banks idle;
tCK = tCK (MIN); CKE = High; Address and other
control inputs changing once per clock cycle. VIN =
VREF for DQ, DQS and DM.
1980
1620
mA
ICC2F
Active Power-Down
Standby Current
ICC3P
One device bank active; Power-Down mode; tCK
(MIN); CKE = (low)
1620
1260
mA
ICC3P
Active Standby
Current
ICC3N
CS# = High; CKE = High; One device bank; Active-
Precharge; tRC = tRAS (MAX); tCK = tCK (MIN); DQ,
DM and DQS inputs changing twice per clock cycle;
Address and other control inputs changing once per
clock cycle.
2160
1800
mA
ICC3N
Operating Current
ICC4R
Burst = 2; Reads; Continuous burst; One device bank
active; Address and control inputs changing once per
clock cycle; tCK = tCK (MIN); lOUT = 0mA.
4500
3870
mA
ICC3N
Operating Current
ICC4W
Burst = 2; Writes; Continuous burst; One device bank
active; Address and control inputs changing once per
clock cycle; tCK = tCK (MIN); DQ,DM and DQS inputs
changing once per clock cycle.
4590
4050
3690
rnA
ICC3N
Auto Refresh
Current
ICC5
tRC = tRC (MIN)
7290
6120
mA
ICC3N
Self Refresh
Current
ICC6
CKE
≤ 0.2V
180
mA
ICC6
Operating Current
ICC 7A
Four bank interleaving Reads (BL=4) with auto
precharge with tRC=tRC (MIN); tCK=tCK(MIN); Address
and control inputs change only during Active Read or
Write commands.
9180
8190
8100
mA
ICC3N
Note:
These parameters serve to support both SAMSUNG and MICRON components based modules.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3EG2128M72AFSR335AD3S | 256M X 72 DDR DRAM MODULE, 0.7 ns, DMA184 |
| W3EG264M72EFSU265D4SG | 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA200 |
| W3EG64128S335AD4 | 128M X 64 DDR DRAM MODULE, DMA200 |
| W3EG64128S335AD4 | 128M X 64 DDR DRAM MODULE, DMA200 |
| W3EG64128S202BD4 | 128M X 64 DDR DRAM MODULE, DMA200 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3EG2128M72AFSR262AD3XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL, FBGA |
| W3EG2128M72AFSR263AD3XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL, FBGA |
| W3EG2128M72AFSR265AD3XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL, FBGA |
| W3EG2128M72AFSR265D3XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL, FBGA |
| W3EG2128M72AFSR335AD3XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL, FBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。