- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄203626 > W3EG64128S202BD4 (WHITE ELECTRONIC DESIGNS CORP) 128M X 64 DDR DRAM MODULE, DMA200 PDF資料下載
參數(shù)資料
| 型號(hào)： | W3EG64128S202BD4 |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 128M X 64 DDR DRAM MODULE, DMA200 |
| 封裝： | SODIMM-200 |
| 文件頁(yè)數(shù)： | 5/9頁(yè) |
| 文件大?。?/td> | 118K |
| 代理商： | W3EG64128S202BD4 |
5
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
W3EG64128S-AD4
-BD4
May 2004
Rev. 0
PRELIMINARY
IDD SPECIFICATIONS AND TEST CONDITIONS
Recommended operating conditions, 0°c TA 70°C, VCCQ = 2.5V ± 0.2V, VCC = 2.5V ± 0.2V
Parameter
Symbol Conditions
DDR333@CL=2.5
Max
DDR266@CL=2.5
Max
DDR200@CL=2
Max
Units
Operating Current
IDD0
One device bank; Active - Precharge;
tRC=tRC(MIN); tCK=tCK(MIN); DQ,DM and DQS
inputs changing once per clock cycle; Address
and control inputs changing once every two
cycles.
2915
mA
Operating Current
IDD1
One device bank; Active-Read-Precharge;
Burst = 2; tRC=tRC(MIN);tCK=tCK(MIN); Iout =
0mA; Address and control inputs changing
once per clock cycle.
3315
mA
Precharge Power-Down
Standby Current
IDD2P
All device banks idle; Power- down mode;
tCK=tCK(MIN); CKE=(low)
96
mA
Idle Standby Current
IDD2F
CS# = High; All device banks idle;
tCK=tCK(MIN); CKE = high; Address and other
control inputs changing once per clock cycle.
VIN = VREF for DQ, DQS and DM.
1075
mA
Active Power-Down
Standby Current
IDD3P
One device bank active; Power-down mode;
tCK(MIN); CKE=(low)
800
mA
Active Standby Current
IDD3N
CS# = High; CKE = High; One device
bank; Active-Precharge; tRC=tRAS(MAX);
tCK=tCK(MIN); DQ, DM and DQS inputs
changing twice per clock cycle; Address and
other control inputs changing once per clock
cycle.
1795
mA
Operating Current
IDD4R
Burst = 2; Reads; Continous burst; One
device bank active;Address and control inputs
changing once per clock cycle; tCK=tCK(MIN);
Iout = 0mA.
3795
mA
Operating Current
IDD4W
Burst = 2; Writes; Continous burst; One
device bank active; Address and control inputs
changing once per clock cycle; tCK=tCK(MIN);
DQ,DM and DQS inputs changing twice per
clock cycle.
4275
mA
Auto Refresh Current
IDD5
tRC=tRC(MIN)
5235
mA
Self Refresh Current
IDD6
CKE 0.2V
355
mA
Operating Current
IDD7A
Four bank interleaving Reads (BL=4) with auto
precharge with tRC=tRC (MIN); tCK=tCK(MIN);
Address and control inputs change only
during Active Read or Write commands.
7955
mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3EG64128S265AD4 | 128M X 64 DDR DRAM MODULE, DMA200 |
| W3EG6462S335D3 | 64M X 64 DDR DRAM MODULE, 0.7 ns, DMA184 |
| W3EG6462S202D3 | 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG6462S265JD3 | 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG6465S202D4C | 64M X 64 DDR DRAM MODULE, DMA200 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3EG64128S202D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx64 DDR SDRAM UNBUFFERED |
| W3EG64128S202JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx64 DDR SDRAM UNBUFFERED |
| W3EG64128S262AD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx64 DDR SDRAM UNBUFFERED w/PLL |
| W3EG64128S262BD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx64 DDR SDRAM UNBUFFERED w/PLL |
| W3EG64128S262D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx64 DDR SDRAM UNBUFFERED |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。