- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68454 > W3EG72256S202AJD3M (WHITE ELECTRONIC DESIGNS CORP) 256M X 72 DDR DRAM MODULE, 0.8 ns, DMA184 PDF資料下載
參數(shù)資料
| 型號： | W3EG72256S202AJD3M |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 256M X 72 DDR DRAM MODULE, 0.8 ns, DMA184 |
| 封裝： | DIMM-184 |
| 文件頁數(shù)： | 10/14頁 |
| 文件大小： | 307K |
| 代理商： | W3EG72256S202AJD3M |
White Electronic Designs
W3EG72256S-JD3
-AJD3
5
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
December 2004
Rev. 2
PRELIMINARY
IDD SPECIFICATIONS AND TEST CONDITIONS
0°C
≤ TA ≤ 70°C, VCCQ = 2.5V ± 0.2V, VCC = 2.5V ± 0.2V
Includes DDR SDRAM component only
Parameter
Symbol
Conditions
DDR333@CL=2.5*
Max
DDR266@CL=2, 2.5
Max
DDR200@CL=2
Max
Units
Operating Current
IDD0
One device bank; Active - Precharge;
tRC=tRC (MIN); tCK=tCK (MIN); DQ,DM
and DQS inputs changing once per
clock cycle; Address and control
inputs changing once every two
cycles.
2880
2610
mA
Operating Current
IDD1
One device bank; Active-Read-
Precharge Burst = 2; tRC=tRC (MIN);
tCK=tCK (MIN); lOUT = 0mA; Address
and control inputs changing once per
clock cycle.
3510
3240
mA
Precharge Power-
Down Standby
Current
IDD2P
All device banks idle; Power-down
mode; tCK=tCK (MIN); CKE=(low)
180
rnA
Idle Standby Current
IDD2F
CS# = High; All device banks idle;
tCK=tCK (MIN); CKE = high; Address
and other control inputs changing
once per clock cycle. VIN = VREF for
DQ, DQS and DM.
1170
1080
mA
Active Power-Down
Standby Current
IDD3P
One device bank active; Power-Down
mode; tCK (MIN); CKE=(low)
630
540
mA
Active Standby
Current
IDD3N
CS# = High; CKE = High; One device
bank; Active-Precharge; tRC=tRAS
(MAX); tCK=tCK (MIN); DQ, DM and
DQS inputs changing twice per clock
cycle; Address and other control
inputs changing once per clock cycle.
900
810
mA
Operating Current
IDD4R
Burst = 2; Reads; Continuous burst;
One device bank active; Address
and control inputs changing once
per clock cycle; TCK= TCK (MIN); lOUT
= 0mA.
3960
3600
mA
Operating Current
IDD4W
Burst = 2; Writes; Continuous burst;
One device bank active; Address
and control inputs changing once per
clock cycle; tCK=tCK (MIN); DQ,DM
and DQS inputs changing once per
clock cycle.
4140
3780
rnA
Auto Refresh
Current
IDD5
tRC = tRC (MIN)
6120
5940
mA
Self Refresh Current
IDD6
CKE
≤ 0.2V
162
mA
Operating Current
IDD7A
Four bank interleaving Reads (BL=4)
with auto precharge with tRC=tRC
(MIN); tCK=tCK (MIN); Address and
control inputs change only during
Active Read or Write commands.
9450
8730
mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3EG72256S335AJD3SF | 256M X 72 DDR DRAM MODULE, 0.7 ns, DMA184 |
| W3EG72256S262AJD3S | 256M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG72256S265AJD3MF | 256M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG72256S262AJD3MF | 256M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG72256S263AJD3SF | 256M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3EG72256S202JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72256S262AJD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72256S262JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72256S263AJD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72256S263JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。