參數(shù)資料
型號(hào)： W3H64M64E-400SBC
廠商： MICROSEMI CORP-PMG MICROELECTRONICS
元件分類： DRAM
英文描述： 64M X 64 DDR DRAM, 0.6 ns, PBGA208
封裝： 16 X 22 MM, 1 MM PITCH, PLASTIC, BGA-208
文件頁(yè)數(shù)： 4/32頁(yè)
文件大?。?/td> 928K
代理商： W3H64M64E-400SBC
W3H64M64E-XSBX
12
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
March 2009
Rev. 4
ADVANCED
White Electronic Designs Corp. reserves the right to change products or specications without notice.
EXTENDED MODE REGISTER (EMR)
The extended mode register controls functions beyond
those controlled by the mode register; these additional
functions are DLL enable/disable, output drive strength,
on die termination (ODT) (RTT), posted AL, off-chip driver
impedance calibration (OCD), DQS# enable/disable,
RDQS/RDQS# enable/disable, and output disable/enable.
These functions are controlled via the bits shown in
Figure 7. The EMR is programmed via the LOAD MODE
(LM) command and will retain the stored information
until it is programmed again or the device loses power.
Reprogramming the EMR will not alter the contents of the
memory array, provided it is performed correctly.
The EMR must be loaded when all banks are idle and
no bursts are in progress, and the controller must wait
the specied time tMRD before initiating any subsequent
operation. Violating either of these requirements could
result in unspecied operation.
FIGURE 7 – EXTENDED MODE REGISTER DEFINITION
DLL
Posted CAS#Rtt
out
A9
A7 A6 A5 A4 A3
A8
A2
A1 A0
Extended Mode
Register (Ex)
Address Bus
9
7
6
5
4
3
8
2
1
0
A10
A12
A11
BA0
BA1
BA2
10
11
12
13
02*
14
Poste d CAS# Add itive Laten cy (AL)
0
1
2
3
4
Reserved
E3
0
1
0
1
0
1
0
1
E4
0
1
0
1
E5
0
1
0
1
DLL Enable
Enable (Normal)
Disable (Test/Debug)
E0
15
16
0
1
RDQS Enable
No
Yes
E11
OCD Program
A13
ODS
Rtt
DQS#
0
1
DQS# Enable
Enable
Disable
E10
RDQS
Rtt (nominal)
Rtt Disabled
75Ω
150Ω
50Ω
E2
0
1
0
1
E6
0
1
0
1
Outputs
Enabled
Disabled
E12
0
1
0
1
Mo de Register Set
Mode Register Set (MR S)
Extended Mode Register (EMR S)
Extended Mode Register (EMR S2)
Extended Mode Register (EMR S3)
E15
0
1
E14
MRS
OCD Operation
OCD Not Supported
Reserved
OCD default state
E7
0
1
0
1
E8
0
1
0
1
E9
0
1
0
1
Output Drive Strength
E1
100%
60%
* E13(A13) and E16(BA2) are reserved and must be programmed to "0".
Note: 1. During initialization all three bits must be set to "1" for OCD default state, then must be set to "0" before initialization is nished.
2. A13 is not used.
相關(guān)PDF資料
PDF描述
W3H64M72E-400ESI 64M X 72 DDR DRAM, 0.6 ns, PBGA208
W3H64M72E-400ESI 64M X 72 DDR DRAM, 0.6 ns, PBGA208
W3H64M72E-533ES 64M X 72 DDR DRAM, 0.5 ns, PBGA208
W3H64M72E-ESM 64M X 72 DDR DRAM, PBGA208
W3H64M72E-SBC 64M X 72 DDR DRAM, PBGA208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W3H64M64E-400SBI 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY
W3H64M64E-400SBM 制造商:Microsemi Corporation 功能描述:64M X 64 DDR2, 1.8V, 400MHZ, 208PBGA MIL-TEMP. - Bulk 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY
W3H64M64E-533SBC 制造商:Microsemi Corporation 功能描述:64M X 64 DDR2, 1.8V, 533MHZ, 208PBGA COMMERICAL TEMP. - Bulk
W3H64M64E-533SBI 制造商:Microsemi Corporation 功能描述:64M X 64 DDR2, 1.8V, 533MHZ, 208PBGA INDUSTRIAL TEMP. - Bulk
W3H64M64E-533SBM 制造商:Microsemi Corporation 功能描述:64M X 64 DDR2, 1.8V, 533MHZ, 208PBGA MIL-TEMP. - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*