參數(shù)資料
型號: W3HG2128M64EEU805D4ISG
廠商: WHITE ELECTRONIC DESIGNS CORP
元件分類: DRAM
英文描述: 256M X 64 DDR DRAM MODULE, 0.4 ns, DMA200
封裝: ROHS COMPLIANT, SO-DIMM-200
文件頁數(shù): 9/11頁
文件大?。?/td> 174K
代理商: W3HG2128M64EEU805D4ISG
W3HG2128M64EEU-D4
June 2007
Rev. 5
7
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATIONS
AC CHARACTERISTICS
SYMBOL
805
806
665
534
403
UNIT
PARAMETER
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
Clock
Clock cycle time
CL = 6
tCK (6)
2,500
8,000
2,500
8,000
3,000
8,000
CL = 5
tCK (5)
2,500
8,000
3,000
8,000
3,000
8,000
3,750
8,000
ps
CL = 4
tCK (4)
3,750
8,000
3,750
8,000
3,750
8,000
3,750
8,000
5,000
8,000
ps
CL = 3
tCK (3)
5,000
8,000
5,000
8,000
5,000
8,000
5,000
8,000
5,000
8,000
ps
CK high-level width
tCH
0.48
0.52
0.48
0.52
0.45
0.55
0.45
0.55
0.45
0.55
tCK
CK low-level width
tCL
0.48
0.52
0.48
0.52
0.45
0.55
0.45
0.55
0.45
0.55
tCK
Half clock period
tHP
MIN (tCH,
tCL)
MIN (tCH,
tCL)
MIN (tCH,
tCL)
MIN (tCH,
tCL)
MIN (tCH,
tCL)
ps
Data
DQ output access time from CK/CK#
tAC
-400
+400
-400
+400
-450
+450
-500
+500
-600
+600
ps
Data-out high-impedance window from
CK/CK#
tHZ
tAC MAX
ps
Data-out low-impedance window from
CK/CK#
tLZ
2x
tAC MIN
tAC MAX
2x
tAC MIN t
AC
MAX
2x
tAC MIN t
AC
MAX
2x
tAC MIN t
AC
MAX
2x
tAC MIN t
AC
MAX
ps
DQ and DM input setup time relative to DQS
tDS
50
100
150
ps
DQ and DM input hold time relative to DQS
tDH
125
175
225
275
ps
DQ and DM input pulse width (for each input)
tDIPW
0.35
tCK
Data hold skew factor
tQHS
300
340
400
450
ps
DQ - DQS hold, DQS to rst DQ to go
nonvalid, per access
tQH
tHP - tQHS
ps
Data
Strobe
DQS input high pulse width
tDQSH
0.35
tCK
DQS input low pulse width
tDQSL
0.35
tCK
DQS output access time from CK/CK#
tDQSCK
-350
+350
-350
+350
-400
+400
-450
+450
-500
+500
ps
DQS falling edge to CK rising - setup time
tDSS
0.2
tCK
DQS falling edge from CK rising - hold time
tDSH
0.2
tCK
DQS - DQ skew, DQS to last DQ valid, per
group, per access
tDQSQ
200
240
300
350
ps
DQS read preamble
tRPRE
0.9
1.1
0.9
1.1
0.9
1.1
0.9
1.1
0.9
1.1
tCK
DQS read postamble
tRPST
0.4
0.6
0.4
0.6
0.4
0.6
0.4
0.6
0.4
0.6
tCK
DQS write preamble
tWPRE
0.35
tCK
DQS write postamble
tWPST
0.4
0.6
0.4
0.6
0.4
0.6
0.4
0.6
0.4
0.6
tCK
Write command to rst DQS latching transition
tDQSS
WL
- 0.25
WL +
0.25
WL
-0.25
WL
+0.25
WL
-0.25
WL
+0.25
WL
-0.25
WL
+0.25
WL
-0.25
WL
+0.25
tCK
Address and control input pulse width for
each input
tIPW
0.6
tCK
Address and control input setup time
tIS
175
200
250
350
ps
Address and control input hold time
tIH
250
275
375
475
ps
Address and control input hold time
tCCD
22222
tCK
AC specication is based on
SAMSUNG components. Other DRAM manufactures specication may be different.
Continued on next page
相關(guān)PDF資料
PDF描述
W3H128M72E0400SBI DDR DRAM, PBGA208
W332M64V-100BM 32M X 64 SYNCHRONOUS DRAM, 7 ns, PBGA219
W3EG2256M72ASSR202BJD3ISG 512M X 72 DDR DRAM MODULE, 0.8 ns, DMA184
W3EG2256M72ASSR202BJD3SG 512M X 72 DDR DRAM MODULE, 0.8 ns, DMA184
W3EG72126S262JD3SG 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W3HG2128M72ACER403AD6XG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP
W3HG2128M72ACER534AD6XG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP
W3HG2128M72ACER665AD6XG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP
W3HG2128M72ACER806AD6XG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP
W3HG2128M72ACER-AD6 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP